

Print ISSN: 2395-6011 | Online ISSN: 2395-602X

[ UGC Journal No : 64011 ]

Peer Reviewed and Refereed International Scientific Research Journal

Scientific Journal Impact Factor: 8.62

#### Certificate of Publication

Ref: IJSRST/Certificate/Volume 3/Issue 5/1262 30-Apr-2017

This is to certify that Aravinth. T. S, Sundar. R, Felix Muthu have published a research paper entitled 'Design of CMOS 8-Bit Parallel Adder Energy Efficient Structure using SR-CPL Logic Style ' in the International Journal of Scientific Research in Science and Technology (IJSRST), Volume 3, Issue 5, May-June-2017.

This Paper can be downloaded from the following IJSRST website link

https://ijsrst.com/ICASCT2506

IJSRST Team wishes all the best for bright future

Editor in Chief
IJSRST

SECULIAR REPORT OF THE PARTY OF

Associate Editor IJSRST



Print ISSN: 2395-6011 | Online ISSN: 2395-602X

[ UGC Journal No : 64011 ]

Peer Reviewed and Refereed International Scientific Research Journal

Scientific Journal Impact Factor: 8.62

#### Certificate of Aublication

Ref: IJSRST/Certificate/Volume 3/Issue 5/1262 30-Apr-2017

This is to certify that **Aravinth. T. S** has published a research paper entitled 'Design of CMOS 8-Bit Parallel Adder Energy Efficient Structure using SR-CPL Logic Style ' in the International Journal of Scientific Research in Science and Technology (IJSRST), Volume 3, Issue 5, May-June-2017.

This Paper can be downloaded from the following IJSRST website link

https://ijsrst.com/ICASCT2506

IJSRST Team wishes all the best for bright future

Editor in Chief
IJSRST

IJSRST JOOGAN

Associate Editor



Print ISSN: 2395-6011 | Online ISSN: 2395-602X

[ UGC Journal No : 64011 ]

Peer Reviewed and Refereed International Scientific Research Journal

Scientific Journal Impact Factor: 8.62

#### Certificate of Publication

Ref: IJSRST/Certificate/Volume 3/Issue 5/1262 30-Apr-2017

This is to certify that **Sundar**. R has published a research paper entitled 'Design of CMOS 8-Bit Parallel Adder Energy Efficient Structure using SR-CPL Logic Style' in the International Journal of Scientific Research in Science and Technology (IJSRST), Volume 3, Issue 5, May-June-2017.

This Paper can be downloaded from the following IJSRST website link

https://ijsrst.com/ICASCT2506

IJSRST Team wishes all the best for bright future

Editor in Chief

IJSRST TO THE RESEARCH A PORT OF THE PROPERTY OF THE PROPERTY

Associate Editor IJSRST



Print ISSN: 2395-6011 | Online ISSN: 2395-602X

[ UGC Journal No : 64011 ]

Peer Reviewed and Refereed International Scientific Research Journal

Scientific Journal Impact Factor: 8.62

#### Certificate of Publication

Ref: IJSRST/Certificate/Volume 3/Issue 5/1262 30-Apr-2017

This is to certify that **Felix Muthu** has published a research paper entitled 'Design of CMOS 8-Bit Parallel Adder Energy Efficient Structure using SR-CPL Logic Style' in the International Journal of Scientific Research in Science and Technology (IJSRST), Volume 3, Issue 5, May-June-2017.

This Paper can be downloaded from the following IJSRST website link

https://ijsrst.com/ICASCT2506

IJSRST Team wishes all the best for bright future

Editor in Chief

IJSRST TO THE PROPERTY OF THE

Associate Editor