Energy Efficient high Performance Three INPUT EXCLUSIVE-OR/NOR Gate Design

Authors(2) :-Aditya Mishra, Electronics

This paper presents highly efficient three inputs Exclusive-OR/NOR gate (XOR/XNOR) cell. The Exclusive-OR/NOR gate (XOR/XNOR) logic gates are the essential blocks of various embedded arithmetic system such as binary full adder, parity generator/checker, binary comparator, and encryption processor. Many circuits have been proposed on full adder and XOR/XNOR gate design that can be categorised in two categories. First one offers full swing output and second one offers partial swing output. The Systematic Cell Design Methodology is partial swing based logic design method which offers less delay and low power consumption at weak logic ‘0’ and logic ‘1’ generation at output. The proposed design is based on pass transistor logic and transmission gate technology. The proposed design consumes 30%, 38%, 33%, 13% and 48% higher dynamic power than XO4, XO7, XO10, Hybrid and LPHSFA, respectively. While the delay time of proposed design is 40%, 40%, 33%, 75% and 81% lower than XRG1, XRG2, XRG3, Hybrid and LPHSFA, respectively. All simulation results have been obtained by using HSPICE schematic simulator based on TSMC 130nm CMOS technology at 1.2 V supply voltages.

Authors and Affiliations

Aditya Mishra
Department of Electronics & Communication, Vidhyapeeth Institute of Science & Technology, Bhopal, Madhya Pradesh, India
Electronics
Department of Electronics & Communication, Vidhyapeeth Institute of Science & Technology, Bhopal, Madhya Pradesh, India

Hybrid CMOS logic; Exclusive-OR/NOR gate; transmission gate; pass gate; full swing logic.

  1. I. S. Abu-Khater, A. Bellaouar, and M. Elmasry, "Circuit techniques for CMOS low-power high-performance multipliers," IEEE Journal of solid-state circuits, vol. 31, pp. 1535-1546, 1996.
  2. U. Ko, T. Balsara, and W. Lee, "Low-power design techniques for high-performance CMOS adders," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 3, pp. 327-333, 1995.
  3. A. Bellaouar and M. Elmasry, Low-power digital VLSI design: circuits and systems: Springer Science & Business Media, 2012.
  4. A. M. Shams and M. A. Bayoumi, "A novel high-performance CMOS 1-bit full-adder cell," IEEE Transactions on circuits and systems II: Analog and digital signal processing, vol. 47, pp. 478-481, 2000.
  5. D. Radhakrishnan, "Low-voltage low-power CMOS full adder," IEE Proceedings-Circuits, Devices and Systems, vol. 148, pp. 19-24, 2001.
  6. W. Zhao and Y. Cao, "Predictive technology model for nano-CMOS design exploration," ACM Journal on Emerging Technologies in Computing Systems (JETC), vol. 3, p. 1, 2007.
  7. H. T. Bui, A. K. Al-Sheraidah, and Y. Wang, "New 4-transistor XOR and XNOR designs," in ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on, 2000, pp. 25-28.
  8. N. Gong, B. Guo, J. Lou, and J. Wang, "Analysis and optimization of leakage current characteristics in sub-65nm dual V t footed domino circuits," Microelectronics Journal, vol. 39, pp. 1149-1155, 2008.
  9. H. Kaul, M. A. Anders, S. K. Mathew, S. K. Hsu, A. Agarwal, R. K. Krishnamurthy, et al., "A 320 mv 56 ?w 411 gops/watt ultra-low voltage motion estimation accelerator in 65 nm cmos," IEEE Journal of Solid-State Circuits, vol. 44, pp. 107-114, 2009.
  10. J.-M. Wang, S.-C. Fang, and W.-S. Feng, "New efficient designs for XOR and XNOR functions on the transistor level," IEEE Journal of solid-state Circuits, vol. 29, pp. 780-786, 1994.
  11. T. Nikoubin, M. Grailoo, and C. Li, "Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, pp. 398-402, 2016.
  12. A. Eshra and A. El-Sayed, "An odd parity checker prototype using DNAzyme finite state machine," IEEE/ACM Transactions on Computational Biology and Bioinformatics, vol. 11, pp. 316-324, 2014.
  13. C.-K. Tung, S.-H. Shieh, and C.-H. Cheng, "Low-power high-speed full adder for portable electronic applications," Electronics Letters, vol. 49, pp. 1063-1064, 2013.
  14. M. Aguirre-Hernandez and M. Linares-Aranda, "CMOS full-adders for energy-efficient arithmetic applications," IEEE transactions on very large scale integration (VLSI) systems, vol. 19, pp. 718-721, 2011.
  15. S. Goel, M. A. Elgamel, M. A. Bayoumi, and Y. Hanafy, "Design methodologies for high-performance noise-tolerant XOR-XNOR circuits," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 53, pp. 867-878, 2006.
  16. S. Goel, A. Kumar, and M. A. Bayoumi, "Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, pp. 1309-1321, 2006.
  17. A. Shams and G. M. Zhang, "A review of 0.18 ?m full adder performances for tree structure arithmetic circuits," IEEE Trans. Very Large Scale Integr.(VLSI) Syst, vol. 13, pp. 686-695, 2005.

Publication Details

Published in : Volume 3 | Issue 6 | July-August 2017
Date of Publication : 2017-08-31
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 362-367
Manuscript Number : IJSRST173686
Publisher : Technoscience Academy

Print ISSN : 2395-6011, Online ISSN : 2395-602X

Cite This Article :

Aditya Mishra, Electronics, " Energy Efficient high Performance Three INPUT EXCLUSIVE-OR/NOR Gate Design", International Journal of Scientific Research in Science and Technology(IJSRST), Print ISSN : 2395-6011, Online ISSN : 2395-602X, Volume 3, Issue 6, pp.362-367, July-August-2017.
Journal URL : https://ijsrst.com/IJSRST173686
Citation Detection and Elimination     |      | | BibTeX | RIS | CSV

Article Preview