Power Optimization and Assessment of Optimization Using VLSI Techniques

Authors(2) :-Lali RajKumar, Konda Shiva

With the advancement in compact, portable and high-density micro-electronic devices and systems, the power dissipated in very large scale integrated (VLSI) design circuits has become a critical concern. Accuracy and efficiency in power estimation involved in the design phase is important in order to meet power specifications without high cost redesign process. This paper, presents a review of the power optimization theory approach and the estimation techniques of recent proposition. VLSI design has fascinating application area for all combination circuit optimization. In virtual context all classical combination optimization issues, occur in natural way as subtasks. The rapid technological advancement and major theoretical concept advances the mathematics of VLSI design, which has changed significantly over the last two decades. This survey paper also gives a recent account on the key factors in optimization design. And presents a survey of layout techniques in order to design low power digital CMOS circuits. It describes the problems faced by the designers at the physical design abstraction and reviews some of the techniques which are proposed to overcome these difficulties.

Authors and Affiliations

Lali RajKumar
M.Tech, Department of ECE Aurora Engineering College, Telangana, India
Konda Shiva
M.Tech, Department of ECE Gokaraju Rangaraju Institute of Engineering and Technology, Telangana, India

Optimization, VLSI, Physical Design, Layout, Placement, Routing, MED, BDD, CMOS

  1. S. M. Kang and Y. Leblebici. CMOS Digital Integrated Circuits: Analysis and Design. McGraw-Hill Companies, Inc. 1996.
  2. L. Bisdounis and O. Koufopavlou, "Short-circuit Energy Dissipation Modeling for Submicrometer CMOS Gates," IEEE Transactions on Circuits and Systems I, Vol.47, No. 9, Sep. 2000.
  3. R. Zlatanovici, B. Nikolic, "Power-performance optimization for custom digital circuits," Proc. PATMOS’05, LNCS 3728, Leuven, Belgium, September 20-23, 2005. pp. 404-414.
  4. Xiaoping Tang , RuiqiTian , Martin D. F. Wong, "Optimal redistribution of white space for wire length minimization", Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China.
  5. G. Zimmermann. " A new area and shape function estimation technique for VLSI layout. " In Proceedings of the 25th Design Automation Conference, pages 60-65, June 1988.
  6. KanikaKaur, ArtiNoor ,"POWER ESTIMATION ANALYSIS FOR CMOS CELL STRUCTURES", International Journal of Advances in Engineering & Technology, May 2012
  7. H. Vaishnav. Optimization of Post-Layout Area, Delay and Power Dissipation. Ph.D. Dissertation, Computer Engineering, University of Southern California, August 1995.
  8. D. Zhou and X. Y. Liu. " Optimal drivers for high speed low power ICs. " Int’l Journal of High Speed Electronics and Systems, 1996.
  9. SoummyaKar, Jos? M. F. Moura, "Sensor Networks With Random Links: Topology Design for Distributed Consensus",IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 56, NO. 7, JULY 2008.
  10. Kriplani, H.; Najm, F.N.; Hajj, I.N., "Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , vol.14, no.8, pp.998,1012, Aug 1995
  11. F. Najm, R. Burch, P. Yang, and I. Hajj, \Probabilistic simulation for reliability analysis of CMOS VLSI circuits," IEEE Transactions on Computer-Aided Design, vol. 9, no. 4, pp. 439{450, April 1990 (Errata in July 1990).
  12. A. Ghosh, S. Devadas, K. Keutzer, and J. White, Estimation of average switching activity in combinational and sequential circuits," 29th ACM/IEEE Design Automation Conference, pp. 253{259, Anaheim, CA, June 8{12, 1992.
  13. C. Baena, J. Juan-Chico, M. J. Bellido, P. Ruiz de Clavijo, C. J. Jim?nez, M. Valencia, "Measurement of the Switching Activity of CMOS Digital Circuits at the Gate Level", Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation Lecture Notes in Computer Science Volume 2451, 2002, pp 353-362

Publication Details

Published in : Volume 3 | Issue 8 | November-December 2017
Date of Publication : 2017-12-31
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 388-393
Manuscript Number : IJSRST173897
Publisher : Technoscience Academy

Print ISSN : 2395-6011, Online ISSN : 2395-602X

Cite This Article :

Lali RajKumar, Konda Shiva, " Power Optimization and Assessment of Optimization Using VLSI Techniques", International Journal of Scientific Research in Science and Technology(IJSRST), Print ISSN : 2395-6011, Online ISSN : 2395-602X, Volume 3, Issue 8, pp.388-393, November-December-2017.
Journal URL : https://ijsrst.com/IJSRST173897
Citation Detection and Elimination     |      | | BibTeX | RIS | CSV

Article Preview