SDR Applications using VLSI Design of Reconfigurable Devices

Authors

  • P. A. Lovina  Assistant Professor, Department of ECE, St. Martin's Engineering College, Dhulapally, , Hyderabad, Telangana, India
  • K. Aruna Manjusha  Assistant Professor, Department of ECE, MLRIT, Dundigal, Hyderabad, Telangana, India

Keywords:

Coefficient Decimation Method, Low Complexity, Reconfigurability, FIR Channel Filter

Abstract

The design of future multi-standard systems is very challenging. Flexible architectures exploiting processing commonalities of the different set of standards cohabiting in the device offer promising solutions. This paper presents a graphical approach for the optimization of multi-standard Software Defined Radio (SDR) systems. The potential of our approach for optimizing multi-standard SDR systems is highlighted by considering a realistic example of channelizers for SDR systems. In this paper we compare several channelization techniques. Computational complexity for multi-standards, multi-channels channelizers is presented that is to be included for the optimization procedure of flexible systems. Results show that Frequency Response Masking (FRM) technique is most suitable as compared to others.

References

  1. T. Hentschel and G. Fettweis, "Software radio receivers," in CDMA Techniques for Third Generation Mobile Systems, Dordrecht, The Netherlands: Kluwer Academic, 1999, pp. 257-83
  2. J. Mitola, "Object-oriented approaches to wireless systems engineering," in Software Radio Architecture. New York: Wiley, 2000.
  3. Muhammad, Khurram and Roy, Kaushik, "A Computational Redundancy Reduction Approach for High performance and Low Power DSP Algorithm Implementation" (1999). ECE Technical Reports Paper 36
  4. B. Parhami, "Implementation details," in Computer Arithmetic. New York: Oxford Press, 2000, p. 131.
  5. X.-J. Zhang, K.-W. Ng, and W. Luk, "A combined approach to high level synthesis for dynamically reconfigurable systems," in Proc. 10th Int. Workshop Field Programmable Logic Applicat., 2000, pp. 361-370
  6. R. Mahesh, Member, IEEE, and A. P. Vinod, Senior Member, IEEE "New Reconfigurable Architectures for Implementing FIR Filters with Low Complexity" IEEE transactions on computer-aided design of integrated circuits and systems, vol. 29, no. 2, February 2010.
  7. B.Ramkumar, Harish M Kittur, P.Mahesh Kannan" ASIC Implementation of Modified Faster Carry Save Adder" European Journal of Scientific Research ISSN 1450-216X Vol.42 No.1 (2010), pp.53-58.

International Journal of Scientific Research in Science and Technology

Downloads

Published

2018-02-28

Issue

Volume 4, Issue 2, January-February-2018

Section

Research Articles

License

Copyright (c) IJSRST

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

[1]
P. A. Lovina, K. Aruna Manjusha, " SDR Applications using VLSI Design of Reconfigurable Devices, International Journal of Scientific Research in Science and Technology(IJSRST), Online ISSN : 2395-602X, Print ISSN : 2395-6011, Volume 4, Issue 2, pp.499-504, January-February-2018.