FPGA Implementation of Single Precision Floating Point Multiplier Using High Speed Compressors

Authors(2) :-IM. Lavanya, A. M. Guna Sekhar

Floating point multiplier is one of the vital concerns in every digital system. In this paper, the concepts of High speed compressors are used for the implementation of a High speed single precision binary Floating point multiplier by using IEEE 754 standard. Since compressors are special kind of adder which is capable to add more number of bits at a time, the use of these compressors makes the multiplier faster as compared to the conventional multiplier. For Mantissa calculation, a 24x24 bit multiplier has been developed by using these compressors. Owing to these high speed compressors, the proposed multiplier is implemented using Verilog HDL and it is simulated and synthesized for Xilinx 14.3.

Authors and Affiliations

IM. Lavanya
M.Tech Scholar, Department of ECE, Sree Rama Engineering College, Tirupathi, Andhra Pradesh, India
A. M. Guna Sekhar
HOD & Associate Professor, Department of ECE,Sree Rama Engineering College,Tirupathi, Aandhra Pradesh, India

Floating Point, Multiplication, Single Precision, Verilog HDL.

  1. A. Dandapat, S. Ghosal, P. Sarkar, D. Mukhopadhyay, "A 1.2-ns16×16-Bit Binary Multiplier Using High Speed Compressors", International Journal of Electrical and Electronics Engineering, 2010.
  2. Shubhajit Roy Chowdhury, Aritra Banerjee, Aniruddha Roy, HiranmaySaha,"Design, Simulation
  3. and Testing of a High Speed Low Power 15-4 Compressor for High Speed Multiplication
  4. B. Jeevan, S. Narender, Dr C.V. Krishna Reddy, Dr K. Sivani,"A High Speed Binary Floating Point Multiplier Using Dadda Algorithm",IEEE,2013.
  5. LoucasLouca, Todd A. Cook, William H. Johnson, "Implementation of IEEE Single Precision Floating Point Addition and Multiplication on FPGAs", IEEE,1996.
  6. Shaifali, Sakshi, " FPGA Design of Pipelined 32-bit Floating Point Multiplier", International Journal of Computational Engineering & Management, Vol. 16, 5th September 2013.
  7. IEEE 754-2008, IEEE Standard for Floating-Point Arithmetic, 2008.
  8. Mohamed Al-Ashrafy, Ashraf Salem, WagdyAnis, "An Efficient Implementation of Floating Point Multiplier", IEEE, 2008.
  9. Guy Even, Silvia M. Mueller, Peter-Michael Seidel," A dual precision IEEE floating-point multiplier", INTEGRATION the VLSI journal, pp167-180, 2000.
  10. M. Morris Mano, "Digital Design",3rd edition, Prentice Hall,2002

Publication Details

Published in : Volume 4 | Issue 2 | January-February 2018
Date of Publication : 2018-02-28
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 219-225
Manuscript Number : IJSRST184146
Publisher : Technoscience Academy

Print ISSN : 2395-6011, Online ISSN : 2395-602X

Cite This Article :

IM. Lavanya, A. M. Guna Sekhar, " FPGA Implementation of Single Precision Floating Point Multiplier Using High Speed Compressors, International Journal of Scientific Research in Science and Technology(IJSRST), Print ISSN : 2395-6011, Online ISSN : 2395-602X, Volume 4, Issue 2, pp.219-225, January-February-2018. Available at doi : 10.32628/IJSRST184146
Journal URL : http://ijsrst.com/IJSRST184146

Article Preview

Contact Us