Low Power and Area Efficient 256-bit Shift Register based on Pulsed Latches
Keywords:
Flip Flop, Pulsed clock signal, Pulsed Latch, Shift RegisterAbstract
Shift Registers are the basic building blocks in VLSI design. Power and Area in the Shift Registers can be reduced by replacing the Flip Flops with Pulsed Latches. Delay has less importance in this method as we are not introducing any circuit elements either in between the flip flops or in between the latches. While shifting the data there arises a timing problem between the pulsed latches. To eliminate the timing problem between the latches multiple non-overlapped delayed pulsed clock signals are introduced instead of a single pulsed clock. By grouping the latches to several sub-shifter registers and adding the temporary storage latch per each sub-shifter register involves in the design to make n-bit Shift Register. The proposed Shift Register at VDD =1.8volts and 100MHZ clock frequency saves 37% area and 44% of power compared to conventional Shift Register with Flip Flops.
References
- H. Yamasaki and T. Shibata, "A real-time image feature-extraction and vector-generation vlsi employing arrayed-shift-register architecture," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 2046–2053, Sep. 2007.
- H.-S. Kim, J.-H.Yang, S.-H.Park, S.-T.Ryu, and G.-H. Cho, "A 10-bit column-driver IC with parasitic insensitive iterative charge-sharing based capacito rstring interpolation for mobile active-matrix LCDs," IEEE J. Solid-State Circuits, vol. 49, no. 3, pp. 766–782, Mar. 2014.
- P.Reyes,P.Reviriego,J.A.Maestro,andO.Ruano,"Newprotection techniques against SEUs for moving average ?lters in a radiation environment," IEEE Trans. Nucl.Sci.,vol.54,no.4,pp.957–964,Aug. 2007. 4M. Hatamian et al., "Design considerations for gigabit ethernet 1000 base-T twisted pairtransceivers," Proc. IEEE Custom Integr.Circuits Conf., pp. 335–342, 1998.
- S.-H. W. Chiang and S. Kleinfelder, "Scaling and design of a 16-megapixel CMOS image sensor for electron microscopy," in Proc. IEEENucl. Sci. Symp. Conf. Record (NSS/MIC), 2009, pp. 1249–1256.
- S. Heo, R. Krashinsky, and K. Asanovic, "Activitysensitive flip-flop and latch selection for reduced energy," IEEE Trans. Very Large ScaleIntegr. (VLSI) Syst., vol. 15, no. 9, pp. 1060–1064, Sep. 2007.
- S. Naffziger and G. Hammond, "The implementation of the next generation 64 bit anium microprocessor,"inIEEEInt.Solid-StateCircuits Conf.(ISSCC)Dig.Tech.Papers,Feb.2002,pp.276–504. 8H. Partovi etal., "Flow-through latch and edge-triggered ?ip-?op hybrid elements,"IEEEInt.Solid-State Circuits Conf.(ISSCC)Dig.Tech. Papers, pp. 138–139, Feb. 1996.
- J.Montanaroetal.,"A160-MHz,32-b,0.5-WCMOS RISC microprocessor," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1703–1714, Nov. 1996.
- S. Nomura et al., "A 9.7 mW AAC-decoding, 620 mW H.264 720p 60fps decoding, 8-core media processor with embedded forward body-biasing and power-gating circuit in 65 nm CMOS technology," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 262–264. 11Y.Uedaetal.,"6.33mWMPEGaudiodecodingona multimediaprocessor,"inIEEEInt.Solid-StateCircuitsConf.(ISSCC)Dig.Tech.Papers, Feb. 2006, pp. 1636–1637.
- B.-S. Kong, S.-S. Kim, and Y.-H. Jun, "Conditional-capture ?ip-?op for statistical power reduction," IEEE J. Solid-State Circuits, vol. 36, pp. 1263–1271, Aug. 2001
Downloads
Published
Issue
Section
License
Copyright (c) IJSRST
This work is licensed under a Creative Commons Attribution 4.0 International License.
