Design and Simulation of CMOS Four Quadrant Analog Multiplier
Keywords:
Flipped Voltage Follower (FVF), Four Quadrant Analog Multiplier (FQAM), FVF differential structure (DFVF), Analog Multiplier , CMOS Four Quadrant Analog MultiplierAbstract
This paper represents design and simulation of CMOS Four Quadrant Analog Multiplier. The modified design demonstrates low control dissemination and higher data transfer capacity when contrasted with different models of the simple multiplier. The CMOS multiplier is planned and simulated in Generic 130nm and 90nm Technology.
References
- Baker, Li, Boyce 1997. CMOS: Circuit Design, Layout and Simulation. 2nd ed. New York: John Wiley & Sons. 1997.
- Stephen H. Lewls, Paul J. Hurst, Paul R. Gray and Robert G. Meyer, Analysis and Design of Analog Integrated Circuits, JOHN WlLEY and SONS, 4th ed., 2001.
- C. Chen, Z. Li., "A Low Power CMOS Analog Multiplier "IEEE Transactions on Circuits and Systems .11, Volume 53, pp. 100-104, Feb. 2006.
- N. Kiatwarin, W.Ngamkham and W.Kiranon “A Compact Low Voltage CMOS Four-Quadrant Analog Multiplier” ECTI International Conference App 2007.
- Amir Ebrahimi and Hossein Miar Naimi “A 1.2V Single Supply and Low Power, CMOS Four-Quadrant Analog Multiplier” International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD), 2010.
- Chaiwat Sakul , Kobchai Dejhan” Squaring And Square-Root Circuits Based On Flipped Voltage Follower And Applications” International Journal of Information Systems and Telecommunication Engineering (Vol.1-2010/Iss.1) pp 19-24 App.2010.
- Alireza Mallahzadeh, Milad Kaboli and Behzad Ghanavati ,” Four-Quadrant CMOS Transconductance Multiplier Operating at Low Voltage” MIXDES 2010, 17th International Conference "Mixed Design of Integrated Circuits and Systems", Poland, 2010.
- Jacek Jasielski and Wojciech Kolodziejski presented a “Four-Quadrant CMOS Transconductance Multiplier Operating at Low Voltage and High-Speed” MIXDES 2010, 17th International Conference "Mixed Design of Integrated Circuits and Systems", Poland, 2010.
- Neeraj Yadav, Sanjeev Agrawal, Jayesh Rawat, Chandan Kumar Jha “Low Voltage Analog Circuit Design Based on the Flipped Voltage Follower “International Journal of Electronics and Computer Science Engineering p.p. 258-273.
- Witold Machowski, Stanis?aw Kuta and Jacek Jasielski presented a “Four- quadrant analog multiplier based on CMOS inverters” 18th International Conference "Mixed Design of Integrated Circuits and Systems", Poland, 2011
- Amir h. Miremadi, Ahmad Ayatollahi, Amir H. Miremadi,” A Low Voltage Low Power CMOS Analog Multiplier” IEEE App.2011.
- Srividya, KR. Rekha and Dr. K.r nataraj presented a “VLSI implementation of an Analog multiplier for modem” International Journal of Engineering Science and Technology (IJEST) Vol. 3 No. 2 Feb 2011 pp.1492-1499
- Om Prakash Kumar, J Michel Suman and Mrs Flavia Princess presented “A Novel Four Quadrant CMOS Analog Multiplier” IEEE 2012.
- Ali Naderi Saatlo and Serdar Ozoguz presented “CMOS Design of a Multi-input Analog Multiplier” PRIME 2012, Germany p.p.217-220.
- Ramraj Gottiparthy “An Accurate CMOS Four-Quadrant Analog Multiplier”,Master of Science thesis,Auburn University 2006.
- Amit Chaudhary “Low Voltage Analog Circuits Based on Flipped Voltage Follower cell”, M.Tech thesis, Thaper University 2010
- P.Mohan kumar “Low Voltage CMOS Analog multipliers”, M.Tech thesis, Thaper University 2011
Downloads
Published
2019-04-30
Issue
Section
Research Articles
License
Copyright (c) IJSRST
This work is licensed under a Creative Commons Attribution 4.0 International License.
How to Cite
[1]
Priyesh P. Gandhi, "
Design and Simulation of CMOS Four Quadrant Analog Multiplier , International Journal of Scientific Research in Science and Technology(IJSRST), Online ISSN : 2395-602X, Print ISSN : 2395-6011,
Volume 6, Issue 2, pp.796-803, March-April-2019.
