Vedic Multiplier Using Efficient Compressor to Reduce Delay for Vedic Multiplier: A Review

Miss. Ankita V. Rekkawar¹, Prof. Atul Khode², Prof. S Kuntawar³

¹M. Tech Scholar, Dept of Electronics and Comm., Ballarpur Institute of Technology, Ballarpur, Maharashtra, India
²Assistant Professor, Dept of Electronics and Comm., Ballarpur Institute of Technology, Ballarpur, Maharashtra, India
³Assistant Professor, Dept of Electronics and Comm., Ballarpur Institute of Technology, Ballarpur, Maharashtra, India

ABSTRACT

With the coming of new innovation in the space of VLSI, correspondence and flag handling, there is a perpetually going interest for the rapid preparing and low territory design. The speed of a processor enormously relies on upon its time rather than a full snake and equipped for playing out this current multiplier's execution. This thusly builds the interest for fast multipliers, in the meantime remembering low territory and direct power utilization. In the course of recent decades, a few new structures of multipliers have been composed and investigated. Multipliers in view of the Booth's and changed Booth's calculation is very well known in present day VLSI configuration however joined their own arrangement of drawbacks. In these calculations, the increase procedure, includes a few middle of the road operation before touching base at the last answer.

Keywords: R High Speed Multiplier, 4:2 Compressors, 7:2 Compressor, Modified Architecture, Vedic Mathematics, Array Multiplier, FPGA.

I. INTRODUCTION

In these multiplier calculations, the duplication procedure, includes a few transitional operations before gotten at the completing answer. The middle of the road stages incorporate a few increments, subtractions and correlations which lessen the speed exponentially with the aggregate number of bits present in the multiplier and the multiplicand. Since the speed is significant concern, using such kind of models is bad approach since it includes a few tedious operations. Vedic arithmetic calculation to get the consummation item. This thus signs to a rapid way to deal with accomplish augmentation. In this paper, investigate a novel strategy to further upgrade in speed of a Vedic multiplier by supplanting the current full adders and half adders of the Vedic science based multipliers with compressors based adders. A full viper and fit for acting with a lesser door include and higher speed correlation with an identical full snake circuit.

II. VEDIC MATHEMATICS

A. Urdhwa Tiryakbhyam Sutra for binary number system

Vedic arithmetic is separated into 16 unique sutras to perform to perform scientific estimations. Among these sutras Urdhwa Tiryakbhyam is the most ideal and adequate calculation to perform augmentation of whole numbers and in addition paired numbers. The expression "Urdhwa Tiryakbhyam" begun from 2 Sanskrit words Urdhwa and Tiryakbhyam which implies that "vertically" and "transversely" separately. Give us a chance to consider the two 8 bit numbers X7-X0and Y7-Y0,

\[ P_0 = A_0 \times B_0 \]  
\[ C_1 P_1 = (A_1 \times B_0) + (A_0 \times B_1) \]  
\[ C_3 C_2 P_2 = (A_2 \times B_0) + (A_0 \times B_2) + (A_1 \times B_1) + C_1 \]  
\[ C_5 C_4 P_3 = (A_3 \times B_0) + (A_2 \times B_1) + (A_1 \times B_2) + (A_0 \times B_3) + C_2 \]
C7C6P4 = (A4*B0) + (A3*B1) + (A2*B2) + (A1*B3) + (A0*B4) + C3 + C4
(5)

(6)

(7)

(8)

(9)

(10)

C25C24C23P10 = (A7*B3) + (A6*B4) + (A5*B5) + (A4*B6) + (A3*B7) + C16 + C18 + C20
(11)

C27C26P11 = (A7*B4) + (A6*B5) + (A5*B6) + (A4*B7) + C19 + C21 + C23
(12)

C29C28P12 = (A7*B5) + (A6*B6) + (A5*B7) + C22 + C24 + C26
(13)

C30P13 = (A7*B6) + (A6*B7) + C25 + C27 + C28
(14)

P14 = (A7*B7) + C29 + C30
(15)

P15 = (A7*B7)
(16)

**Figure 1.** Line diagram for 8 bit Urdhwa multiplier

**B. Urdhwa Tiryakhyam Sutra for decimal number system**

Urdhva tiryakhyam Sutra is a general duplication recipe appropriate to all instances of augmentation. It actually signifies "Vertically and Crosswise". To delineate this increase plot, let us consider the augmentation of two decimal numbers (5498 × 2314). The customary strategies definitely know to us will require 16 augmentations and 15 increases.

**Figure 2.** Alternative way of multiplication by Urdhva tiryakhyam Sutra.

**C. Nikhilam Sutra**

Nikhilam Sutra truly signifies "all from 9 and last from 10". In spite of the fact that it is appropriate to all instances of increase, it is more productive when the numbers included are vast. It discovers the compliment of the vast number from its closest base to play out the duplication operation on it, thus bigger the first number,
lesser the multifaceted nature of the increase. We initially show this Sutra by considering the augmentation of two decimal numbers (96 × 93) where the picked base is 100 which is closest to and more prominent than both these two numbers.

![Figure 3. Line diagram for multiplication of two 4-bit numbers](image)

### III. COMPRESSOR BASED ADDER

#### A. 3:2 compressor

The 3:2 compressors can add 3 inputs having a single bit and produces 2 bit output.

![Figure 4. Gate level structure of 3:2 compressor.](image)

#### B. 4:2 compressor

4:2 compressor can add 4 single bit inputs and one carry input bit, which intern produces 3 bit output.

![Figure 5. 4:2 compressor architecture by using 3:2 compressor.](image)

#### C. 7:2 compressor

Similar to 4:2 compressors, the 7:2 compressors is having the capability of adding 7 single bit inputs and two carry inputs from previous stage at a time, which intern produces 4 bit output.

![Figure 6. 7:2 compressor architecture by utilizing 3:2 compressors.](image)

### IV. RESULT

To play out the examination in the middle of different multipliers, for example, Urdhwa multiplier, compressor based Urdhwa multiplier and changed compressor based Urdhwa multiplier were outlined and executed on a XILINX Spartan 3E-XC3S100E FPGA by utilizing...
Verilog HDL. Endless supply of the region involved by the multiplier and furthermore its speed, with two other mainstream multipliers, we can presume that the compressor based Vedic maths multiplier ends up being a superior choice over regular multipliers utilized as a part of a few quick and complex VLSI circuits.

Graph I. Comparison Of Speed Area Occupied Of Various Multiplier Architectures

From the Graph I, it is observe that the speed the modified compressor based architecture performs well and is faster than that of existing Urdhwa multiplier and compressor based multipliers.

IV. CONCLUSION

This is a noteworthy change as for rapid multiplier design. Also, it can be seen that, a considerable lot of the stages have now been lessened to a negligible legitimate XOR operation, with an activity to decrease area. Hence from the vedic arithmetic, augmentation of two 8 bit numbers was created. At long last it is inferred that, the altered structure gives the better execution as far as speed and range. All these multiplier plans are planned utilizing Verilog HDL. Reenactment and union is done utilizing Xilinx 13.2 instrument for Spartan 3E arrangement FPGA.

VI. REFERENCES


