

Design and Implementation of Parallel Micro-programmed FIR Filter Using Efficient Multipliers on FPGA

Cherasala Renuka¹, A. M. Guna Sekhar²

¹M. Tech Student, Sree Rama Engineering College, Tirupathi, India

²Associate Professor, Sree Rama Engineering College, Tirupathi, India

ABSTRACT

Impulse Response Filter plays an important part in digital signal processing applications such as video, audio and image processing. The performance of FIR filter is improved by using efficient multipliers and adders. In this paper 8 tap parallel microprogrammed FIR filter architecture is implemented using Wallace tree and Vedic multiplier. The designs are realized using Xilinx Virtex-5 FPGA. FPGA results are presented and analyzed. Implementation theresults are presented and analyzed. Based on the implementation results, parallel FIR filter using Wallace tree multiplier/carry skip adder combination proves to be more efficient as compared to other multiplier/adder combinations both Wallace tree and Vedic multiplier compared to the existing work. Hence proposed method is more efficient.

Keywords : FPGA, FIR filter, parallel micro programed, Multiplier.

I. INTRODUCTION

Digital filters are the discrete time systems that are used for filtering of arrays. The filtering operations performed in filtering operations are low pass, high pass, band pass and band reject. The basic building blocks for the implementation of digital filters are adders, multipliers and shift registers. The transfer function can be achieved by realizing the different architectures of digital filters. Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) are the two digital filters used in many applications such as image, signal, audio and video processing. Frequency response characteristics of a FIR filter can be realized by varying the weights of the filter coefficients and number of filter taps. The FIR filter performance is better than analog filter techniques. FIR filters performs convolution on window of N data samples which can be expressed as follows

$$Y(n) = \sum_{i=0}^{N-1} H(i).X(n - i)$$

In general for N-tap or (N-1) th order FIR filter consists of N shifters, N multipliers and N-1 adders. The implementation of transposed form FIR filter is shown in Fig. The objective of this paper is to design parallel microprogrammed FIR filter architecture for 8 tap using Wallace and Vedic multipliers and implementation on FPGA.




Figure 1: Transposed form FIR filter

II. MICROPROGRAMMED FIR FILTER

The microprogrammed FIR filter consists of micro program control unit and data path unit. The advantage of Microprogrammed control unit is its flexibility, many additions and any changes can be

done by changing the microinstructions in the memory.

III. PARALLEL ARCHITECTURE OF MICROPROGRAMMED FIR FILTER

The parallel architecture utilizes multiple adders and multipliers, based on the size of the FIR filter, in contrast to single adder and multiplier used in the sequential architecture design. Fig. illustrates the parallel architecture of the Microprogrammed FIR filters. For example, the data path micro architecture of 4-tap parallel FIR filter consists of the following sub-modules:

- Four 8-bit data registers
- One 2-to-4 decoder
- Four 8-bit coefficient registers
- Four multipliers (8×8)
- Three 16-bit adders
- One 16-bit register for latching the output




Figure 2 : Architecture of parallel microprogrammed FIR filter

A. WALLACE TREE MULTIPLIER DESIGN

Wallace tree is an efficient hardware implementation of a digital circuit that multiplies two integers. Multiplication of two integer numbers is carried out in three steps.

1. Multiply each bit of a multiplier with same bit of multiplicand. Depending on the position of multiplier bits generated partial products have different weights.
2. Reduce the number of partial products to two by using layers of full adders and half adders.
3. Group the wires into two and add them using conventional adder.

The advantage of Wallace tree is that it has small delay. By using a Wallace tree the number of logic levels required to perform a summation can be reduced. The disadvantage is that layout is complex and it has irregular wires. In this paper, Wallace tree architecture uses carry skip adder. The carry skip adder reduces the delay in the carry chain of Ripple Carry Adder (RCA) and checks if a carry propagates through a next block. The advantage of using CSA is to improve the speed.




Figure 3 : Wallace tree multiplier using full adders and half adders

B. VEDIC MULTIPLIER DESIGN

Vedic mathematics is an ancient form of mathematics which was developed in India by Sri Bharati Krishna Tirthaji, a renowned Sanskrit scholar and mathematician of his times. It is based on sixteen Sutras or algorithms.




Figure 4 : Example of Urdhva Tiryakbhyam algorithm

UrdhvaTiryakbhyam Sutra (vertically and crosswise algorithm) is used

For efficient digital multiplication. Its calculation is defined by vertical and crosswise product that gives advantage over the normal conventional horizontal multiplication. For binary number, the multiplication operation is reduced to bitwise “AND” operation and the addition operation use full or half adders.




Figure 5 : 2x2 Vedic Multiplier

The Vedic mathematics concept is applied to develop modular RTL Verilog code for 2x2 multiplier which can be used as a building block to develop 4x4 multiplier. An 8x8 multiplier can be further designed using the 4x4 multiplier and so on. The 4-bit and 8-bit multipliers used conventional half and full adders for the proposed design. The same Vedic multiplier design is realized using Kogge-Stone adder (KSA). KSA is a parallel prefix form of carry look-ahead adder. It generates the carry signals in $O(\log 2N)$ time, and is thus widely considered as the fastest adder design possible.





Figure 6 : 4x4 Vedic Multiplier


IV. SIMULATION RESULT

The FIR filter designs are coded in Verilog hardware description language (HDL) and implemented in FPGA using Xilinx Virtex-5 (xc5v1x50t-1ff1136) as the target device. The Wallace tree and Vedic multipliers are used in parallel architecture of micro programmed 8 tap FIR filter. The FPGA resource utilization table includes slice look-up tables (LUT's), minimum period and maximum clock frequency.


Block diagram



RTL Schematic Diagram



View Technology Schematic



Simulation output waveform



V. CONCLUSION

Digital filters are one of the main elements of DSP. The most commonly used digital FIR filter consists of multiply and accumulate structure. Since the performance of FIR filter depends on the multiplier used, an enhanced and improved multiplier will enhance the overall system performance. In this paper

we designed and implemented parallel microprogrammed 8 tap FIR filter architecture in Xilinx Virtex-5 FPGA using Wallace tree multiplier/conventional adder, Wallace tree/carry skip adder, Vedic multiplier/conventional adder and Vedic multiplier/Kogge-Stone adder combinations respectively. Based on the implementation results the proposed method proves that the FPGA resource utilization of Wallace tree and Vedic multiplier has improved as compared with the existing method.

VI. REFERENCES

- [1]. Abdullah A. Aljuffri, Aiman S. Badawi and Mohammed S. BenSaleh, FPGA Implementation of Scalable Microprogrammed "FIR Filter Architectures using Wallace Tree and Vedic Multipliers," IEEE pp. 159-132 2015
- [2]. M. S. BenSaleh, S. M. Qasim, A. A. Aljuffri and A. M. Obeid, "Scalable design of microprogrammed digital FIR filter for sensor processing subsystem," IEICE Electronic Express, Vol. 11, No. 14, pp. 1-7, Aug. 2014.
- [3]. Vanga Mahesh and R. Nirmala Devi, "Design and Characterization of Efficient Parallel Prefix Adders using FPGAs," International Journal of Engineering Research & Technology (IJERT), Vol. 3 Issue 9, September 2014
- [4]. Wai-leong Pang, Kah-yoong Chan, Sew-kin Wong, Choon-siang Tan, "VHDL Modelling of Booth Radix-4 Floating Point Multiplier for VLSI Designer's Library," Vol 12, Issue 12, December 2013
- [5]. PushpalathaChoppa and B.N. Srinivasa Rao "Implementation of Ripple Carry and Carry Skip Adders with Speed and Area Efficient," International Journal of Advanced Research in Computer and Communication Engineering, Vol. 3, October 2014
- [6]. S. M. Qasim, M. S. BenSaleh and A. M. Obeid, "Efficient FPGA implementation of microprogram control unit based FIR filter using Xilinx and Synopsys tools," Proc. of Synopsys Users Group Conference (SNUG), Silicon Valley, USA, pp. 1-14, March 2012.
- [7]. M. A. Ashour and H. I. Saleh, "An FPGA implementation guide for some different types of serial-parallel multiplier structures," Microelectroncis J., Vol. 31, PP. 161-168, 2000.
- [8]. S. M. Qasim, A. A. Telba and A. Y. AlMazroo, "FPGA design and implementation of matrix multiplier architectures for image and signal processing applications," Int. J. Comp. Sci. Network Security, Vol. 10, No. 2, pp. 168-176, Feb. 2010.
- [9]. A. M. Obeid, S. M. Qasim, M. S. BenSaleh, Z. Marrakchi, H. Mehrez, H. Ghariani and M. Abid, "Flexible reconfigurable architecture for DSPapplications," Proc. of 27th IEEE Intl. System-on-Chip Conf. (SOCC),pp. 204-209, Sept. 2014.
- [10]. S. M. Qasim, M. S. BenSaleh, M. Bahaidarah, H. AlObaisi, T. AlSharif, M. Alzahrani and H. AlOnazi, "Design and FPGA implementation of sequential digital FIR filter using microprogrammed controller," Proc. of 4th Intl. Congress on Ultra Modern Telecommunications and Control Systems and Workshops (ICUMT), pp. 1002-1005, Oct. 2012.
- [11]. M. S. BenSaleh, S. M. Qasim, M. Bahaidarah, H. AlObaisi, T. AlSharif, M. Alzahrani and H. AlOnazi, "Field programmable gate array realization of microprogrammed controller based parallel digital FIR filter architecture," Proc. of World Congress on Engineering and Computer Science (WCECS), pp 828-831, Oct. 2012.
- [12]. S. M. Qasim and M. S. BenSaleh, "Hardware implementation of microprogrammed controller based digital FIR filter," IAENG Trans. Engg. Tech., Vol. 247, pp 29-40, 2014.