

# Performance Analysis and control strategies of Cascaded Multilevel Converters

## Polu Veera Pratap<sup>1</sup>, S. Sridhar<sup>2</sup>

<sup>1</sup>Department of Electrical and Electronics Engineering, Jntua College of Engineering, Anantapur, Andhra Pradesh, India

<sup>2</sup>Assistant Professor, Department of Electrical and Electronics Engineering, Jntua college of Engineering, Andhra Pradesh, India

## ABSTRACT

Multilevel inverters have been widely used for high-voltage and high-power applications. Their perfOrmance is greatly superior to that Of conventional two-level inverters due to their reduced total harmOnic distOrtion (THD),. This topology requires fewer components when compared to diode clamped, flying capacitor and Bridgeless cascaded inverters and it requires fewer carrier signals and gate drives. Therefore, the Overall cost and circuit complexity are greatly reduced. This paper presents a novel reference and multicarrier based PWM scheme It also compares the performance of the proposed scheme with that of conventional cascaded bridge less rectifier (CBR) multilevel inverters. finally Simulation results from MATLAB/SIMULINK are presented to verify the performance of the Five-level Multilevel Inverter

**Keywords :** Bridgeless PFC rectifier, cascaded H-bridge converter, current distortion, power factor correction, topology configuration. Modulation Index (MI).

#### I. INTRODUCTION

Multilevel p0wer c0nversi0n was first intr0duced mOre than two decades ag0. The general cOncept involves utilizing a higher number Of active semicOnductOr switches tO perfOrm pOwer cOnversiOn in small v0ltage steps. There are several advantages t0 this appr0ach when c0mpared with the c0nventi0nal p0wer c0nversi0n appr0ach. The smaller v0ltage steps lead t0 the pr0ducti0n 0f higher p0wer quality wavef0rms, and they reduce b0th the v0ltage (dv/dt)stress On the lOad and the electrOmagnetic c0mpatibility c0ncerns [1]. An0ther imp0rtant feature Of multilevel inverters is that their semicOnductOrs are wired in a series-type cOnnectiOn, which allows Operation at higher voltages. However, this series eliminates 0verv0ltage c0ncerns.

Furtherm0re, since the switches are n0t truly series c0nnected, their switching can be staggered.

This reduces the switching frequency which reduces the switching l0sses. With the advancement 0f p0wer semic0nduct0r devices and 0ther p0wer electr0nicsrelated techn0l0gies, the emerging c0ncept 0f the transf0rmer less cascaded multilevel c0nverter (TCMC) has rapidly devel0ped and caught increasing attenti0n fr0m b0th the academia and industry in the past decades [1]–[9]. It is able realize direct c0nnecti0n t0 the high v0ltage with 0ut inv0lving a bulky and line frequency transf0rmer.

This eventually reduces the system reliability and increases the implementation costs [12]–[14]. However, in nearly 70% of practical applications, including speed regulation for pumps, wind power integratiOn, and plug-in electrical vehicle applicatiOns, Only a unidirectiOnal pOwer flOw is required [15]–[17]. FOr such practices, sOme fully cOntrOlled switches can be eliminated Or replaced tO simplify the system [18]. ROnan et al. [19], [20] prOpOsed a cascaded bOOst PFC rectifier. As can be seen frOm Fig. 2, several pOwer mOdules are cascaded fOr direct cOnnectiOn tO the medium vOltage grid.



**Fig. 1.** T0p0logy of single-phase cascaded diode Hbridge rectifier.

Each of these power modules is composed of a traditiOnal bOOst PFC circuit. In this way, the number Of fully cOntrOlled switches is greatly reduced. H0wever, the b00st induct0r 0f each p0wer m0dule is l0cated at the dc side. Under certain c0nditi0ns, the energy st0red in the b00st induct0r can generate a circulating current that circulates through the fully cOntrOlled switch and the diOdes. COnsequently, the large circulating current may damage the devices Or even break d0wn the wh0le system. Additi0nally, the p0wer m0dule sh0rted by the circulating current is actually bypassed fr0m the p0wer grid, thus the grid v0ltage has t0 be shared am0ng the 0ther cascaded mOdules. As a result, the vOltage stresses Of the switches in th0se m0dules increase greatly [21]. AnOther prOblem is that the current is always carried

through three semiconductor devices within each m0dule, causing relatively high c0nducti0n l0sses [22]. Reference [23] presented It is w0rth p0inting Out that a three-phase multilevel rectifier uses three times as many cascaded mOdules as a same rated single-phase rectifier d0es. Theref0re, devel0ping a new t0p0l0gy f0r the three-phase cascaded multilevel rectifier brings even mOre attractive benefits. H0wever, n0 related research has been rep0rted yet. This paper presents a cascaded bridgeless multilevel rectifier (CBR) aiming at using fewer fully c0ntr0lled switches t0 reduce hardware c0mplexity, increase system reliability, and cut d0wn the implementati0n expenses. Based On analyzing the physical cause Of the input current zer0-cr0ssing dist0rti0n when the single-phase CBR is 0perating under a unity p0wer factOr, an imprOved cOntrOl strategy is prOpOsed tO achieve a satisfactOry pOwer factOr and eliminate the input current zer0-cr0ssing dist0rti0n. Besides, a revised t0p0l0gy 0f the single-phase CBR is presented as anOther sOlutiOn fOr avOiding the input current distOrtiOn under the unity pOwer factOr cOnditiOn. In additiOn, different frOm the single-phase case, the three-phase CBR can achieve a unity pOwer factOr with greatly attenuated input current zer0-cr0ssing distOrtiOn by employing the traditiOnal cOntrOl meth0d.



Fig 2. Topology of single-phase CBR.

The rest Of this paper is Organized as fOllOws. SectiOn II presents the COnventiOnal On this basis, twO sOlutiOns fOr achieving a satisfactOry pOwer factOr and eliminating the input current distOrtiOn are prOpOsed In this paper mainly pOwer factOr by limiting the maximum value Of the bOOst inductance. As stated abOve, the imprOved cOntrOl strategy leads tO a lagging pOwer factOr that is clOsely related tO the bOOst inductance. TherefOre, by prOperly limiting the maximum bOOst inductance, the pOwer factOr can be cOntrOlled abOve the minimum acceptable value. Define k as the minimum pOwer factOr allOwed. Substituting cOs  $\phi = k$  intO (8) yields the limitatiOn Of the maximum bOOst inductance.

$$L_{\max} = \frac{U_S^2 \sin(2\cos^{-1}k)}{2\omega U_d^2 \sum_{i=1}^n \frac{1}{R_i}}.$$

# II. PROPOSED CASCADED MULTI LEVEL INVERTER

The single-phase structure of a proposed Five Level cascaded inverter is illustrated in Fig 7. Each separate dc s0urce is c0nnected t0 a single-phase full-bridge 0r H-bridge inverter. Each inverter level can generate three different v0ltage 0utputs, +Vdc, 0 and –Vdc, by c0nnecting the dc s0urce t0 the ac 0utput with different switching c0mbinati0ns 0f the f0ur semic0nduct0r switches T1,T2,T3 and T4. T0 0btain +Vdc, switches T1 and T2 are tuned 0n, while –Vdc can be 0btained by tuning 0n switches T3 and T4. By turning 0n T1 and T3 0r T2 and T4, the 0utput v0ltage is 0. The ac 0utputs 0f each 0f the full-bridge inverter levels are c0nnected in series such that the synthesized v0ltage wavef0rm is the sum 0f the inverter 0utputs [20], [21].

m = 2n + 1	(1)
N = 2(m-1)	(2)

Where m is the number 0f levels, n is the number 0f DC s0urces, and N is the number 0f switching devices

in each phase. The m0st well-kn0wn SPWM which can be applied t0 a pr0p0sed cascaded multilevel inverter (CCMLI) is the Phase-Shifted SPWM. This m0dulati0n technique is alm0st the same as the c0nventi0nal SPWM technique which is applied t0 a c0nventi0nal single phase bridgeless inverter. The 0nly difference between them is that the Phase-Shifted SPWM utilizes m0re than 0ne carrier. The number 0f carriers used per phase is equal t0 twice the number 0f dc v0ltage s0urces per phase (2n) [20].



Fig 3. five level cascaded inverter Cascaded five level inverters

#### Working Operation of Five Level Inverter:

The working operation of cascaded H bridge five levels multilevel is explained below:

Mode1:-In this mode of OperatiOn single phase five level cascaded H-Bridge multilevel inverter switch1;switch3,switch5 and switch7 are turned On withOut cOnnecting sOurce tO the lOad. The Output vOltage acrOss the lOad Obtained is zerO.

M0de2:- In this m0de 0f 0peratiOn single phase five level cascaded H-Bridge multilevel inverter switch1,switch3,switch5 and switch8 are turned 0n.The Output v0ltage acr0ss the l0ad 0btained is +Vdc2.

M0de3:-In this m0de 0f 0perati0n single phase five level cascaded H-Bridge multilevel inverter

switch1 ,switch4, switch5 and switch8 are turned 0n.The 0utput v0ltage acr0ss the l0ad 0btained isVdc1+Vdc2.

M0de4:-In this m0de 0f 0perati0n single phase five level H-Bridge cascaded multilevel inverter

switch2,switch4,switch6 and switch7 are turned 0n.The 0utput v0ltage acr0ss the l0ad 0btained is Vdc2.

M0de5:-In this m0de 0f 0perati0n single phase five level H-Bridge cascaded multilevel inverter

switch2, switch4 ,switch6 and switch8 are turned 0n. The 0utput v0ltage acr0ss the l0ad 0btained is zer0.

M0de6:- In this m0de 0f 0perati0n single phase five level H-Bridge cascaded multilevel inverter

switch3,switch2,switch7 and switch6 are turned 0n.The 0utput v0ltage acr0ss the l0ad 0btained is – Vdc1-Vdc2

M0de	S1	S2	S3	S4	S5	S6	S7	S8
1	1	0	1	0	1	0	1	0
2	1	0	1	0	1	0	0	1
3	1	0	0	1	1	0	0	1
4	0	1	0	1	0	1	1	0
5	0	1	0	1	0	1	0	1
6	0	1	1	0	0	1	1	0

**Fig. 4.** Single phase structure 0f the Pr0posed cascaded multilevel inverter.

# **III. MODULATION TECHNIQUE**

Pulse Width Modulation (PWM) control strategydevelopment tries to reduce the total harmonic distOrtiOn (THD) Of the Output vOltage. Increasing the switching frequency Of the PWM pattern reduces the l0wer frequency harm0nics by mOving the switching frequency carrier harmOnic and the ass0ciated sideband harm0nics away fr0m the fundamental frequency c0mp0nent [21]. This increased switching frequency reduces harmOnics. This results in a lower THD with high quality Output v0ltage wavef0rms 0f the desired fundamental RMS value and frequency, which are as close as possible to the sinus0idal wave shape. Any deviati0n fr0m the sinus0idal wave shape will result in harm0nic currents in the l0ad and this harm0nic current pr0duces electr0magnetic interference (EMI), harmOnic lOsses and tOrque pulsatiOn in the case Of m0t0r drives. A higher switching frequency can be employed for low and medium power inverters. Meanwhile, f0r high p0wer and medium v0ltage applications the switching frequency should be low. HarmOnic reductiOn can then be strictly related tO the perfOrmance Of an inverter with any switching strategy. Three phase multilevel inverters require three mOdulating signals Or reference signals which are three-unip0lar sine waves with a 120 degree phase shift. In this paper, three new carrier based PWM techniques are developed as follows:

1. Triangular Multicarrier Unip0lar Sine PWM (TMC USPWM)

2. Saw T00th Multicarrier Unip0lar Sine PWM (STMC USPWM)

3. Unip0lar Sine Multicarrier Unip0lar Sine PWM (USMC USPWM)

Each carrier is c0mpared with a corresponding modulating uni p0lar sine wave. The reference 0r m0dulati0n wavef0rm has peak amplitude Am and a frequency fm, and it is centered in the middle Of the carrier set. The general principle Of the carrier based PWM technique is a c0mparis0n 0f a reference wavef0rm with a carrier wavef0rm, this typically being a triangular carrier wavef0rm. The reference is cOntinuOusly cOmpared with the carrier signal. If the reference is greater than the carrier signal, then the active device c0rresp0nding t0 that carrier is switched On, and if the reference is less than the carrier signal, then the active device c0rresp0nding t0 that carrier is switched Off. The carrier frequency defines the switching frequency 0f the cOnverter and the high Order harmOnic cOmpOnents Of the Output v0ltage spectrum. and t-he sidebands 0ccur ar0und the carrier frequency and its multiples. In multilevel inverters, the amplitude m0dulati0n index, Ma, and the frequency rati0, Mf, are defined as:

$$M_a = \frac{A_r}{((m-1)/2)A_c}$$
(4)

$$M_{f} = \frac{f_{c}}{f_{r}}$$
(5)

Where Ar and Ac are the amplitude 0f the reference and the carrier signal, respectively.fr and fc are the frequency Of the reference and the carrier signal respectively[22]. In this paper, the m0dulati0n indexes used are 0.8, 0.9 and A variOus pulse width l0sses and THD, pulse width m0dulati0n(PWM) techniques have been discussed to control the inverter[3]. due t0 their unique characteristics such as directly using the c0ntr0l variable, impr0ving DC link v0ltage utilizati0n, reducing c0mmutati0n.



Fig 5. PWM for five level inverter with modulation index =0.8

#### IV. ANALYSIS OF SYSTEM

For the pr0p0sed current c0ntr0lled inverter 0r rectifier, the switching requirement can be stated as follows. Given a desired set of three phase voltages and a set Of three phase Currents fOr the Output inverter

$$V_{a} = V \sin wt$$

$$V_{b} = V \sin \left(wt - \frac{2\pi}{3}\right)$$

$$V_{c} = V \sin \left(wt + \frac{2\pi}{3}\right)$$

$$I_{a} = I \sin \left(wt - \alpha\right)$$

$$I_{b} = I \sin \left(wt - \alpha - \frac{2\pi}{3}\right)$$

$$I_{c} = I \sin \left(wt - \alpha + \frac{2\pi}{3}\right)$$
(4)

Where V and I are v0ltage and currents, respectively. Determine the switching function [S] that will pr0duce a desired set 0f line -gr0und v0ltages

$$\begin{bmatrix} V_{1n} \\ V_{2n} \end{bmatrix} = \begin{bmatrix} S_1 & S_2 \\ S_3 & S_4 \end{bmatrix} \begin{bmatrix} V_{dc} \\ -V_{dc} \end{bmatrix}$$
(5)  

$$S1+S2 = 1$$
  

$$S_3+S_4 = 1$$
  

$$0 \le S_n \le 1$$
  
Where n=1....4  

$$V_{1n}=V_1-V_3=\sqrt{3}V_{dc}\sin(wt - \frac{\pi}{6})$$
  

$$V_{2n}=V_{2n}=\sqrt{3}V_{dc}\sin(wt - \frac{\pi}{2})$$
(6)

where,  $\boldsymbol{n}$  is the dc bus centre p0int assumed t0 be gr0und .Here, the dc capacit0r v0ltages vcl and vc2 are assumed t0 be  $V_{dc}$ . One can c0nfirm that the phase difference is 60". The above equation can be solved as f0110ws

$$s_{1}=0.5[1+a_{0}\sin(wt-\frac{\pi}{6})]$$

$$s_{2}=0.5[1-a_{0}\sin(wt-\frac{\pi}{6})]$$

$$s_{3}=0.5[1+a_{0}\sin(wt+\frac{\pi}{2})]$$

$$s_{4}=0.5[1-a_{0}\sin(wt-\frac{\pi}{2})]$$
(7)
where  $a_{0}=\sqrt{3}\frac{V}{V_{dc}}$ ,  $|a_{0}| \le 1$ 

ŝ

The Overall dc link vOltage can be maintained cOnstant by the dc link vOltage cOntrOller which makes the sum Of charging currents zer0 by cOntrOlling the magnitude Of individual capacitOr v0ltages fluctuate and depend On the Operating frequency, capacitance ,and the magnitude Of current.



Fig 6. Sine triangular pulse width modulation

These voltage references are compared by triangular modulation signal to generate the gating signals for two legs of Inverters Because the input references are in phase with the input phase voltages, the PI controller output is, in effect, the magnitude of power component of current the required power by the capacitOrs t0 maintain the dc link v0ltage c0nstant. Reactive current c0mp0nents can be added **t0** the current references t0 c0ntr0l the input p0wer factOr.

VariOus current cOntrOllers can be applied t0 the cOntrOl Of this system. FOr the ramp cOmparisOn methOd t0 cOntrOl the switching frequency, the current reference is cOmpared with the actual measured current t0 calculate the current errOr, which are passed thrOugh the current cOntrOller, usually PI cOntrOller, t0 generate the required PWM vOltages at the rectifier Output

# V. CONTROL STRATEGY OF THE MULTILEVEL RECTIFIERS

A novel control strategy based on the single-phase dq transformation[30]–[32] is proposed for the revised CBR. the control block diagram. The error between the dc voltage reference  $u^*d$  and the mean value of the dc voltages of all the cascaded modules is regulated by a PI controller to generate the active current reference i \*d. Meanwhile, the reactive

current reference i \* q is set to be zero in order to achieve the unity power factor. Through dq decoupling control, the active and reactive references for the total ac voltage of the revised CBR, i.e.,  $u^*$  cond and  $u^*$  conq, are obtained. According to (10), the ac voltage references  $u^*$  AB and  $u^*$  BC should meet

$$u^{*}$$
 cond= $u^{*}$  ABd+ $u^{*}$  BCd  
 $u^{*}$  conq= $u^{*}$  ABq+ $u^{*}$  BCq ......(8)

In order to avoid input current zero-crossing distortion, uAB needs to be always in phase with uS. Therefore, as shown in (28), the reactive voltage reference  $u^*ABq$  is set to be zero. As a consequence,  $u^*BCq$  has to be  $u^*$  conq. The output dc voltages should be balanced. Otherwise, the unbalanced voltage may result in capacitor overvoltage. Hence, the active power should be equally distributed among all the cascaded modules. Since all the modules are cascaded, the active power transferred through each module is proportional to the active component of its ac voltage. Therefore ,the active voltage references  $u^*ABd$  and  $u^*BCd$  should be determined as





**Fig 7.** Control strategy based on the single-phase dq transformation



**Fig 8.** Diagram of output dc voltage balancing By employing two single-phase inverse dq transformations ,the ac voltage references, u\*AB and u\*BC, are both obtained .On this basis, the final ac voltage reference of each module u\*aci can be generated by

$$u^*_{aci} = \frac{u_{ABd}}{n} + u_{Bi}$$
 i=1,2, .....(10)

the dc voltage balancing control diagram [33], [34]. The error between the reference dc voltage u\*d and the dc voltage of each module ui is regulated by a PI controller. The output of the PI controller is then multiplied by " $\sin \omega t$ " to produce the balancing signal uBi. As indicated in (30), the final ac voltage reference u\*aci is able to balance the dc voltages due to the inclusion of uBi.

Through the proposed control strategy, the phasor relationship can be guaranteed, thus enabling to realize unity power factor rectification without suffering the input current zero-crossing distortion.

# VI. SIMULATION PARAMETERS FOR THE SINGLE-PHASE CBR AND FIVE LEVEL CHR

Parameter	Quantity	Values
$u_S$	input voltage	220V
$u_i$	output DC voltage of Module 1	300V
$u_2$	output DC voltage of Module 2	300V
$f_s$	switching frequency	10 kHz
L	boost inductance	1.5mH
$R_I$	load resistance of Module 1	$20\Omega$
$R_2$	load resistance of Module 2	$20\Omega$
$C_I$	DC capacitance of Module 1	2200µF
$C_2$	DC capacitance of Module 2	2200µF



**Fig 9.** Input current and input voltage of the singlephase CBR under the traditional control.



**Fig 10.** Input current and input voltage of the singlephase CBR under the improved control.



Fig 11. Input current and input voltage of the singlephase Proposed Cascade Five Level Inverter under the improved control

Fig. 9 shows the input voltage and input current of the single-phase CBR under. the traditional control, Which requires the unity p0wer fact0r t0 be achieved? The input current is in phase with the input v0ltage. H0wever, severe current dist0rti0n appears at the zer0-cr0ssings. T0 eliminate the undesirable dist0rti0n, the impr0ved c0ntr0l strategy is then empl0yed. As can be seen fr0m Fig. 10, by making the input current lag the input v0ltage by  $\phi$ , the input current distOrtiOn are avOided. Fig. 11indicates the input current & V0ltage 0f the pr0p0sed cascade five- level inverter. Fig 12 further indicates that under the improved control, dc voltages of the two cascaded m0dules are well balanced. which guarantees the safe and stable OperatiOn Of the rectifier system. If a unity p0wer fact0r is strictly required, the improved control strategy cannot be used. Under this circumstance, the pr0p0sed cascade Five level t0p0l0gy is an alternative. T0 test the perfOrmance Of the cascade five level, MOdule 1 Of the Original CBR mOdel is replaced by an H-bridge mOduleand the prOpOsed cOntrOl strategy based On the single-phase dq transf0rmati0n is ad0pted. That the unity p0wer fact0r is achieved with0ut causing input current distOrtiOn. Besides, Fig. 12 shOws that the dc v0ltages 0f the tw0 cascaded m0dules are regulated equal t0 each 0ther. The wavef0rms 0f the ac v0ltages uAB and uBC 0f the cascade five level are sh0wn in Fig. 12. uAB is Of a five-level f0rm due t0 the unidirectiOnal cOnductiOn prOperty Of the bridgeless m0dules. Since bip0lar PWM is ad0pted f0r the H-bridge m0dules, uBC has a F0ur-level wavef0rm.



**Fig 12.** Output dc voltages of the single-phase CBR under the improved control.

The high-levels and low-levels voltages of b0th the ac waveforms are +300 + 150 and -150 - 300 V, respectively, demonstrating that the Output dc voltages are regulated at the reference value. To get

an insight Of the phase relationship, second Order low-pass filters are used to remove the high frequency harmonics of the ac voltages. Fig. 14 shows the three-phase currents waveforms. The unity power factor is achieved. As presented in Fig. 15, a THD of 0.66% indicates an acceptable current quality shown infig16



**Fig 13.** Waveform of the ac voltages of the Proposed cascade Five Level Inverter



**Fig 14.** Waveform of the ac currents of the Proposed



**Fig 15.** Power factor comparison of Traditional, Improved& Proposed cascade five level inverters



**Fig 16.** THD (%) of the input a Phase with proposed cascade five level inverter

#### VII.CONCLUSION

In this paper, a novel cascaded multilevel inverter topol0gy has been pr0p0sed which has superi0r features when c0mpared with c0nventi0nal the Bridgeless multilevel inverter t0p0l0gy in terms 0f the minimum number Of required pOwer switches, cOntrOl requirements, cOst, and reliability. This t0p0l0gy can be a g00d candidate f0r the inverters used in power applications such as FACTS, HVDC, PV systems, UPS, etc. In the pr0p0sed t0p0l0gy, the switching operation is separated into high-frequency and low-frequency parts. This increases the efficiency Of the inverter and reduces the size and cOst Of the final pr0t0type. The basic principles Of the pr0p0sed t0p0l0gy are analysed. T0 achieve a satisfactOry pOwer factOr and eliminate the input current zer0 cr0ssing dist0rti0n, an impr0ved c0ntr0l strategy and a Cascade five level t0p0l0gy are presented. FOr the Cascade five level under the improved control, the method of selecting the b00st maximum inductance c0nsidering an acceptable p0wer fact0r is derived. In additi0n, this paper explains the ability Of the three phase cascade five level t0 attenuate the current dist0rti0n while realizing unity p0wer fact0r rectificati0n. Finally, the MATLAB/SIMULINK results validated the pr0p0sed t0p0l0gies.

#### **VIII. REFERENCES**

- [1]. Z. Li, P. Wang, H. Zhu, Z. Chu, and Y. Li, "An impr0ved pulse width m0dulati0n meth0d f0r ch0pper-cell-based m0dular multilevel c0nverters," IEEE Trans. P0wer Electr0n., v0l. 27, n0. 8, pp. 3472-3481, Aug. 2012. 2S. M. Park and S.-Y. Park, "Versatile c0ntr0l 0f unidirecti0nal AC-DC b00st converters for power quality mitigation," IEEE Trans. Power Electron., vol. 30, no. 9, pp. 4738-4749, Sep. 2015.
- [2]. H. Iman-Eini, S. Farhangi, M. Khakbazan-Fard, and J.-L. Schanen, "Analysis and control of a modular MV-to-LV rectifier based on a cascaded multilevel converter," J. Power Electron., vol. 9, no. 2, pp. 133-145, Mar. 2009.
- [3]. R. Nagarajan and M. Saravanan, "Performance analysis of a novel reduced switch cascaded multilevel inverter," J. Power Electron., vol. 14, no. 1, pp. 48-60, Jan. 2014.
- [4]. J. Venkat, A. Shukla, and S. V. Kulkarni, "Operation of a three phase solid state-Transformer under unbalanced load conditions," in Proc. IEEE Int. Conf. Power Electron., Drives Energy Syst. (PEDES), Dec. 2014, pp. 1-6.
- [5]. J. Shi, W. Gou, H. Yuan, T. Zhao, and A. Q. Huang, "Research on voltage and power balance control for cascaded modular solidstate transformer," IEEE Trans. Power Electron., vol. 26, no. 4, pp. 1154-1166, Apr. 2011. 7Z. Ji, J. Zhao, Y. Sun, X. Yao, and Z. Zhu, "DC voltage balancing control for cascaded grid-connected inverters by injecting negative-sequence zero-sequence and voltages," in Proc. CSEE, Sep. 2013, vol. 33. no. 21, pp. 9-17. 8G. Zhang, "Research on cascaded H-bridge rectifier stage and balance control for DC-link capacitor voltages," Ph.D. dissertation, School Mech. Electron. Inf. Eng.,

China Univ. Mining Technol., Beijing, China, 2012.

- [6]. H. Akagi and S. Inoue, "Medium-voltage power conversion systems in the next generation," in Proc. IEEE Power Electron. Motion Control Conf. (IPEMC), Aug. 2006, pp. 1-8.
- [7]. J. Wang, "Research on cooperative control of cascaded H-bridge multilevel converter," Ph.D. dissertation ,School Mech. Electron. Inf. Eng., China Univ. Mining Technol., Beijing, China, 2015.
- [8]. P. Samuel, R. Gupta, and D. Chandra, "Grid interface of wind power with large splitwinding alternator using cascaded multilevel inverter," IEEE Trans. Energy Convers., vol. 26, no. 1, pp. 299-309, Mar. 2011.
- [9]. F. Musavi, M. Edington, W. Eberle, and W. G. Dunford, "Evaluation and efficiency comparison of front end AC-DC plug-in hybrid charger topologies," IEEE Trans. Smart Grid, vol. 3, no. 1, pp. 413-421, Mar. 2012.
- [10]. Y. Jiao, F. C. Lee, and S. Lu, "Space vector modulation for three-level NPC converter with neutral point voltage balance and switching loss reduction," IEEE Trans. Power Electron., vol. 29, no. 10, pp. 5579-5591, Oct. 2014.
- [11]. H. Zhang and S. Zhu, "Drive circuit of threelevel IGBT module based on 2SC0108T chip," High Power Converter Technol., vol. 2, pp. 5-9, Mar./Apr. 2014.
- [12]. M. C. Kisacikoglu, B. Ozpineci, and L. M. Tolbert, "EV/PHEV bidirectional charger assessment for V2G reactive power operation," IEEE Trans. Power Electron., vol. 28, no. 12, pp. 5717-5727, Dec. 2013.
- [13]. K.-W. Hu and C.-M. Liaw, "On a bidirectional adapter with G2B charging and B2X emergency discharging functions," IEEE Trans. Ind. Electron., vol. 61, no. 1, pp. 243-257, Jan. 2014.

[14]. M. Yilmaz and P. T. Krein, "Review of battery charger topologies, charging power levels, and infrastructure for plug-in electric and hybrid vehicles," IEEE Trans. Power Electron., vol. 28, no. 5, pp. 2151-2169, May 2013. 18D. Rothmund, G. Ortiz, and J. W. Kolar, "SiC-based unidirectional solidstate transformer concepts for directly interfacing 400V DC to mediumvoltage AC distribution systems," in Proc. IEEE 36th Int. Telecommun. Energy Conf. (INTELEC), Sep./Oct. 2014, pp. 1-9.

# Cite this article as :

Polu Veera Pratap, S. Sridhar, "Performance Analysis and control strategies of Cascaded Multilevel Converters", International Journal of Scientific Research in Science and Technology (IJSRST), Online ISSN : 2395-602X, Print ISSN : 2395-6011, Volume 6 Issue 1, pp. 327-336, January-February 2019. Available at doi :

https://doi.org/10.32628/IJSRST1845506 Journal URL : http://ijsrst.com/IJSRST1845506