Haar Dwt of Delay Optimized High Performance Ladner Fischer Adder

Authors

  • Sandhya Aluru MV  Department of Embedded Systems & VLSI Design, Sri Krishnadevaraya University College of Engineering And Technology, Anantapur, India
  • P. Murali Krishna S  Department of Embedded Systems & VLSI Design, Sri Krishnadevaraya University College of Engineering And Technology, Anantapur, India

Keywords:

Image/Video Processing, Optimized Controller, Optimized Haar Wavelet Transform, Optimized Kogge–Stone Adder/Subtractor

Abstract

A parallel prefix-structured optimized Ladner Fischer adder was used to implement the Haar discrete wavelet transform. Since it is the most recent idea and a crucial option for balancing accuracy and parameter efficiency, we are thinking about the approximation topic in this instance. Prior to image processing and analysis, the image transformation is a crucial step. A low-complexity pre-processing filter appropriate for extremely energy-constrained image processing systems is the Haar discrete wavelet transform (HDWT). This paper provides an ideal HDWT hardware design based on the Ladner-Fisher algorithm for image processing at extremely high-performance efficiency.

References

  1. Aziz, Jiang, H., Han, J., Qiao, F., et al.: ‘Approximate radix-8 booth multipliers for low-power and high-performance operation’, Trans. Comput., 2016, 65, (8), pp. 2638–2644, doi: 10.1109/ TC.2015.2493547
  2. Xue, H., and Ren, S.: ‘Low power-delay-product dynamic CMOS circuit design techniques’, Electron. Lett., 2017, 53, (5), pp. 302–304, doi: 10.1049/el.2016.4173
  3. Chattopadhyay, T., and Gayen, D.: ‘All-optical 2’s complement number conversion scheme without binary addition’, Optoelectronics, 2017, 11, (1), pp. 1–7, doi: 10.1049/iet-opt.2015.0087
  4. Qian, L., Wang, C., Liu, W., et al.: ‘Design and evaluation of an approximate wallace-booth multiplier’. IEEE Int. Symp. Circuits and Systems (ISCAS), Montreal, QC, Canada, May 2016, pp. 1974–1977
  5. Chuang, P., Sachdev, M., and Gaudet, V.: ‘A 167-ps 2.34-mW singlecycle 64-bit binary tree comparator with constant-delay logic in 65-nm CMOS’, Trans. Circuits Syst., 2014, 61, (1), pp. 160–171, doi: 10.1109/TCSI.2013.2268591
  6. B. Bross, W.-J. Han, J.-R. Ohm, G. J. Sullivan, Y.-K. Wang, and T. Wiegand, High Efficiency Video Coding (HEVC) Text Specification Draft 10, document Rec. JCTVC-L1003, 2013.
  7. L.-M. Po and W.-C. Ma, “A novel four-step search algorithm for fast block motion estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 6, no. 3, pp. 313–317, Jun. 1996.
  8. JVT of ISO/IEC MPEG, ITU-T VCEG, MVC Software Reference Manual-JMVC 8.2, document Rec. JVT-B118r2, May 2010.
  9. J.-C. Tuan, T.-S. Chang, and C.-W. Jen, “On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture,” IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 1, pp. 61–72, Jan. 2002. 
  10. Y. Lee, “A new frame-recompression algorithm and its hardware design for MPEG-2 video decoders,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 6, pp. 529–534, Jun. 2003.

International Journal of Scientific Research in Science and Technology

Downloads

Published

2022-10-30

Issue

Volume 9, Issue 5, September-October-2022

Section

Research Articles

License

Copyright (c) IJSRST

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

[1]
Sandhya Aluru MV, P. Murali Krishna S "Haar Dwt of Delay Optimized High Performance Ladner Fischer Adder" International Journal of Scientific Research in Science and Technology(IJSRST), Online ISSN : 2395-602X, Print ISSN : 2395-6011,Volume 9, Issue 5, pp.254-261, September-October-2022.