Approximate Multiplier Design Using Novel 4 : 2 Compressor Design With Improved Accuracy
Keywords:
Approximate 4:2 compressors, approximate multipliers, error resilient applications, image processing.Abstract
Fast implementations have formed the basis in a whole rare form of rising performance and fault acceptable circuits premised on approximation technology. High performance comes at the expense of accuracy in many applications. Additionally, such methods minimise system architectural complexity, latency, and power consumption. When compared to existing designs, this study investigates and proposes the design and analysis of an approximation compressor with reduced size, latency, and power and equivalent accuracy. The stated approximation 4: 2 compressor now has relatively small footprint, lower power losses, and reduced latency in comparison with precise 4: 2 compressor. With the optimized compressors, 8 bit and 16 bit Dadda multipliers can be designed efficiently. In comparison to current approximation multipliers, these multipliers offer equivalent accuracy.
References
- Mohapatra, et.al through a transaction in IEEE published, Voltage scalable high-speed robust hybrid arithmetic units using adaptive clocking, in 2010.
- Baran, et.al, in IEEE ISCAS, Multiplier structures for low power applications in deep-CMOS, from Brazil, May 2011 published.
- S. Mittal, published a report at ACM in March 2016 on, A survey of techniques for approximate computing.
- Liu, et.al, analyzed a research in 2017, A review classification and comparative evaluation of approximate arithmetic circuits.
- Lombardi, with his team published a transaction work in IEEE on New metrics for the reliability of approximate and probabilistic adders, in Sep. 2013.
- S. Narayanamoorthy, H. A. Moghaddam, Z. Liu, T. Park, and N. S. Kim, Energy-efficient approximate multiplication for digital signal processing and classification applications, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 6, pp. 1180–1184, Jun. 2015.
- G. Zervakis, S. Xydis, K. Tsoumanis, D. Soudris, and K. Pekmestzi, Hybrid approximate multiplier architectures for improved poweraccuracy trade-offs, in Proc. IEEE/ACM Int. Symp. Low Power Electron. Des. (ISLPED), Rome, Italy, Jul. 2015, pp. 79–84.
- B. Shao and P. Li, Array-based approximate arithmetic computing: A general model and applications to multiplier and squarer design, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 4, pp. 1081–1090, Apr. 2015.
- C.-H. Chang, J. Gu, and M. Zhang, Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 10, pp. 1985–1997, Oct. 2004.
Downloads
Published
Issue
Section
License
Copyright (c) IJSRST
This work is licensed under a Creative Commons Attribution 4.0 International License.