2025. Enhancing Power Efficiency in FIR Filter VLSI Architecture for Seismic Signal Processing with Clock Gating. International Journal of Scientific Research in Science and Technology. 12, 2 (Apr. 2025), 866–874.