Enhancing Power Efficiency in FIR Filter VLSI Architecture for Seismic Signal Processing With Clock Gating. Int J Sci Res Sci & Technol 2025, 12 (2), 866-874.