VLSI Implementation of Fully Parallel and CSD FIR Filter Architecture Using Clock Gating. Int J Sci Res Sci & Technol. 2025;12(1):658-666. Accessed August 1, 2025. https://ijsrst.com/index.php/home/article/view/IJSRST25121205