“VLSI Implementation of Fully Parallel and CSD FIR Filter Architecture Using Clock Gating”. International Journal of Scientific Research in Science and Technology, vol. 12, no. 1, Feb. 2025, pp. 658-66, https://ijsrst.com/index.php/home/article/view/IJSRST25121205.