“Enhancing Power Efficiency in FIR Filter VLSI Architecture for Seismic Signal Processing With Clock Gating”. International Journal of Scientific Research in Science and Technology, vol. 12, no. 2, Apr. 2025, pp. 866-74, https://ijsrst.com/index.php/home/article/view/IJSRST251222634.