“Enhancing Power Efficiency in FIR Filter VLSI Architecture for Seismic Signal Processing With Clock Gating”. International Journal of Scientific Research in Science and Technology 12, no. 2 (April 12, 2025): 866–874. Accessed August 13, 2025. https://ijsrst.com/index.php/home/article/view/IJSRST251222634.