

Development of 15 Level Cascaded H-H-T Multilevel Inverter

R. Ramaprabha*¹, V. Aadhavan², K. Arun², V. Arun²

*¹Associate Professor, Department of Electrical and Electronics Engineering Sri Sivasubramaniya Nadar College of Engineering, Chennai, Tamil Nadu, India

²UG Students, Department of Electrical and Electronics Engineering Sri Sivasubramaniya Nadar College of Engineering, Chennai, Tamil Nadu, India

ABSTRACT

In recent years, multilevel inverters have emerged as a very important alternative in the area of high power medium voltage energy control. Multilevel inverters (MLI) have been receiving increased attention for their capability of high voltage operation, low electromagnetic interference (EMI) and higher efficiency. The inverter plays a vital role in any renewable based power generation system, as the power extracted from the renewable source is dc. MLI uses power semiconductor devices and dc sources (batteries/capacitors) to synthesis staircase output voltage waveform. By increasing number of levels improving its spectral quality. Numerous topologies and modulation strategies have been introduced and studied extensively in recent literature for utility and drive applications. Although there are a large number of multilevel inverter topologies in the literature, in this work, the most common cascaded topology with H-H-T structure is implemented and tested.

Keywords- MLI, H-H-T, levels, Mat Lab.

I. INTRODUCTION

Multilevel inverter technology has emerged recently as a very important alternative in the area of high-power medium-voltage energy control. The prominent type of inverters includes diode-clamped inverter (neutral-point clamped), capacitor-clamped (flying capacitor), and cascaded multicell with separate dc sources [1]-[2]. Each type has its own set of advantages and applications. Based on the requirement, the inverters are employed in places of need. Multilevel inverters have an array of power

semiconductors and capacitor voltage sources. Its output generates voltage with stepped waveforms. The most relevant types of modulation methods, which can be used, are multilevel sinusoidal pulse width modulation, multilevel selective harmonic elimination, and space-vector modulation. Cascade Multilevel Inverters are very popular and have many applications in electric utilities and for industrial drives. When these inverters are used for industrial drives directly, the THD in the output voltage of inverters is very significant as the performance of drive depends very much on the quality of voltage

applied to drive. A multilevel inverter in high power ratings improves the performance of the system by reducing harmonics. This work presents the simulation and hardware implementation of fifteen level inverter. The most significant features of multilevel inverters include, low distorted output voltage generation, less distorted current, reduced stress on the load, etc. In this paper, 15-level inverter that utilizes lesser number of switches than the conventional topologies is implemented and to the performance is evaluated through MATLAB based simulation and experimentation. Firstly, 15 level H-H-T cascaded multilevel inverter is implanted using MATLAB. Then, it is tested through hardware implementation with pulse generation using Arduino processor.

II. CIRCUIT DESCRIPTION AND EXPLANATION

The structure of the proposed basic unit is presented in the Fig 1. This circuit consists of six unidirectional switches (K1, K2, K3, K4, Sx, Sy), two bidirectional switches (S1, T1), and four dc sources. Two of the dc sources have the same magnitude of V1 and the value of the two other sources is V2.




Fig. 1. Basic Structure Unit

The modulation methods used in multilevel inverters can be classified according to the switching frequency. Modulation techniques that work with high switching frequencies have many commutations for the power semiconductors in a cycle of the fundamental output voltage. Multilevel inverters

generate sinusoidal voltages from discrete voltage levels, and pulse width modulation (PWM) strategies accomplish this task of generating sinusoids of variable voltages and frequencies. Several techniques for the implementation of PWM for multilevel inverters have been developed. The well-known high switching frequency methods are classic carrier based sinusoidal PWM (SPWM) was presented in [8]-[9] and space vector PWM. The popular methods for low switching frequency methods are space vector modulation (SVM) method and selective harmonic elimination method [10]-[16]. In this project, one of the fundamental type i.e. Half - Height PWM technique is used.

The main idea of half-height (HH) method is that when the fundamental value increases to the half-height of the level, the switch angle is set and thus a better output waveform obtained. The main switching angles are determined by the formula:

$$\theta_1 = \sin^{-1} \left(\frac{2i-1}{N-1} \right), \text{ where } i=1, 2, 3, \dots, \left(\frac{N-1}{2} \right)$$

where, N= Number of output levels (1)

Calculation of Switching Angles- HH PWM

For a 15-level inverter the switching angles calculated for Half Height PWM are: $\theta_1 = 7.18, \theta_2 = 22.02, \theta_3 = 38.68, \theta_4 = 61.04$. The harmonics eliminated are 3, 5, 7.

Calculation of Switching Angles- SHE PWM

For a 15-level inverter the switching angles calculated for SHE PWM are: $\theta_1 = 10.01, \theta_2 = 22.14, \theta_3 = 40.75, \theta_4 = 61.75$. The harmonics eliminated are 5, 7, and 11.

Switching Modes of Operation

Fig 2 explains the modes of operation of a fifteen level multilevel inverter. The switching states for each mode are different to obtain a stepped waveform. In each mode the ON switches are mentioned with the voltage across the switch.

III. IMPLEMENTATION & HARDWARE REALIZATION

MATLAB Implementation

Fig 3 and Fig 4 show the Simulink model for level multilevel inverter with sub-circuits.




Fig. 2. Switching Modes of Operation

Switching States of Basic Unit of MLI

Table 1 shows the switching states of basic structure of multilevel inverter and the output voltage for each state is mentioned.

Table 1 Switching states of basic unit of MLI

S1	S2	S3	S4	S5	S6	S7	S8	S9	Output Voltage (Vo)
0	1	0	1	0	1	0	1	0	0
0	1	0	1	0	0	1	1	0	V _{dc}
1	0	0	0	1	1	0	1	0	2 V _{dc}
1	0	0	0	1	0	1	1	0	3V _{dc}
1	0	0	1	0	0	1	1	0	4V _{dc}
0	0	1	0	1	1	0	1	0	5V _{dc}
0	0	1	0	1	0	1	1	0	6V _{dc}
0	0	1	1	0	0	1	1	0	7V _{dc}
0	1	0	1	0	1	0	1	0	0
0	0	1	0	1	1	0	0	1	-V _{dc}
1	0	0	1	0	0	1	0	1	-2V _{dc}
1	0	0	1	0	1	0	0	1	-3V _{dc}
1	0	0	0	1	1	0	0	1	-4V _{dc}
0	1	0	1	0	0	1	0	1	-5V _{dc}
0	1	0	1	0	1	0	0	1	-6V _{dc}
0	1	0	0	1	1	0	0	1	-7V _{dc}
0	0	1	0	1	0	1	0	1	0




Fig. 3. MATLAB Circuit for T-type 15 level MLI




Fig. 4. Sub-circuit for T-type 15 level MLI

The simulation output of 15-level multilevel inverter is obtained and shown in Fig 5.




Fig. 5. Output voltage of T-type 15 level MLI

The switching pulse of each switch is shown vide Figs 6 to 8.




Fig. 6. Pulses for S1 and S2




Fig. 7. Pulses for S3, S4 S5 and S6




Fig. 8. Pulses for S7, S8 and S9

Fig 9 shows the THD percentage and the harmonics of 15 level multilevel inverter. The results show the 15-level




Fig 9 THD percentage and harmonic order

Sampling time	=	9.7688e-06 s
Samples per cycle	=	2047
DC component	=	7.253e-05
Fundamental	=	2.106 peak (1.489 rms)
THD	=	4.48%
0 Hz (DC)	:	0.00% 270.0°
25 Hz	:	0.01% -19.5°
50 Hz (Fnd)	:	100.00% -0.1°
75 Hz	:	0.02% 213.9°
100 Hz (h2)	:	0.03% 208.2°
125 Hz	:	0.03% 78.4°
150 Hz (h3)	:	0.49% 178.6°
175 Hz	:	0.03% 129.8°
200 Hz (h4)	:	0.02% 260.4°
225 Hz	:	0.02% 57.3°
250 Hz (h5)	:	0.34% -0.1°
275 Hz	:	0.01% 149.3°
300 Hz (h6)	:	0.01% 243.9°
325 Hz	:	0.03% 60.3°
350 Hz (h7)	:	0.07% 172.6°
375 Hz	:	0.01% 86.1°
400 Hz (h8)	:	0.00% 130.8°
425 Hz	:	0.02% 66.4°

Fig 10 Sampling time

Hardware Implementation

Table 2 shows the hardware specifications and Table 3 shows the parameters.

Table 2 Hardware specifications

Components	Specification	Quantity
MOSFET	IRFP460	9
Optocoupler	MC2TE	10
Arduino	UNO	01

Table 3 Parameters

Parameters	Value
	s
Output voltage (V_o)	210 V
Supply frequency (f_s)	50 Hz
DC voltage (V_{dc})	30 V
Total number of switches	9
Number of unidirectional switches	8
Number of bidirectional switches	1

The power supply circuit for the opto-couplers are shown in the Fig 11 and complete gate driver circuit is shown in Fig 12. The power circuit is shown in Fig 13.




Fig 11 Power supply circuit for opto-coupler




Fig 12 Opto-coupler Circuit




Fig 13 Power circuit

The complete hardware circuit along with the optocoupler circuit, Arduino controller, power supply circuit are shown in the Fig 13.



Fig 13 Complete hardware circuit

The pulse generated for each switches is shown in the Fig 14. The switching pulses generated using Arduino board for each switch are presented and the output voltage is shown in Fig 15.




Fig 14 Pulse generated for each switch



Fig 15 Output voltage (15 level)

IV. CONCLUSION

In this project, a 15-level cascaded HHT Multilevel inverter using half height technique and equally spaced method has been proposed. In the solution, expected 15 level output voltage level is achieved with reduced switches. Experimental results have verified the performance of the proposed solution. The performance of the 15-level inverter is also compared for different low frequency PWM schemes and the results showed that HH-PWM results in lesser distortion.

V. REFERENCES

[1]. S. Kouro, J. Rodriguez, B. Wu, S. Bernet and M. Perez (2012). "Powering the future of industry: High-power adjustable speed drive topologies". IEEE Ind. Appl. Mag., vol. 18, no. 4, pp. 26-39.

- [2]. J. Rodriguez, J.-S. Lai and F. Z. Peng (2002). "Multilevel inverters: A survey of topologies controls and applications". *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724-738.
- [3]. K. Dhineshkumar, C. Subramani, A. Geetha and C. Vimala (2019), "Performance analysis of PV powered multilevel inverter". *International Journal of Electrical and Computer Engineering*, vol.9, no.2, pp. 753-760.
- [4]. I. Sarkar and B. G. Fernandes (2017). "A nine-level hybrid symmetric cascaded multilevel converter for induction motor drive". *Sadhana* 42, pp. 1389-1400.
- [5]. Jagdish Kumar and Jaimala Gambhir (2015), Different multilevel inverter topologies with reduced number of devices. Conference: 2015 2nd International conference on recent advances in engineering & computational sciences (RAECS). DOI: 10.1109/RAECS.2015.7453375.
- [6]. S. Divya and R. Rebiya (2013). "Modified multilevel inverter topology for driving a single phase induction motor". Vol. 2, no.1, pp. 288-296.
- [7]. M. Kavitha, A. Arunkumar, N. Gokulnath and S. Arun (2012). "New cascaded h-bridge multilevel inverter topology with reduced number of switches and sources". *Journal of Electrical and Electronics Engineering*, vol. 2, no. 6, pp. 26-36.
- [8]. V. Jammala, S. Yellasiri and A. K. Panda (2018). "Development of a new hybrid multilevel inverter using modified carrier SPWM switching strategy". *IEEE Trans. Power Electron.* , vol. 33, pp. 8192- 8197.
- [9]. H. Yu, B. Chen, W. Yao and Z. Lu (2018). "Hybrid seven-level converter based on T-Type converter and H-bridge cascaded under SPWM and SVM". *IEEE Trans. Power Electron.* Vol. 33, pp. 689- 702.
- [10]. H. Akagi (2017). "Multilevel converters: Fundamental circuits and systems". *Proc. IEEE* 2017, 105, pp. 2048-2065.
- [11]. S. H. Kang and F. S. Lee (2008). "A new structure of H-bridge multilevel inverter". In *Proceedings of the Annual Fall Conference of Power Electronics (KIPE Conference)*, Goyang, Korea, 31 October 2008; pp. 388-390.
- [12]. J. Ebrahimi, E. Babaei and G. B. Gharehpetian (2012). "A new multilevel converter topology with reduced number of power electronic components". *IEEE Trans. Ind. Electron.*, vol. 59, pp. 655- 667.
- [13]. E. Samadaei, S. A. Gholamian, A. Sheikholeslami and J. Adabi (2016). "An envelope type (E-Type) module: Asymmetric multilevel inverters with reduced components". *IEEE Trans. Ind. Electron.*, vol. 63, pp. 7148-7156.
- [14]. E. Samadaei, A. Sheikholeslami, S. A. Gholamian and J. Adabi (2017). "A square T-type (ST-Type) module for asymmetrical multilevel inverters". *IEEE Trans. Power Electron.*, vol. 99, pp. 987-996.
- [15]. M. Jayabalan, B. Jeevarathinam, and T. Sandirasegarane (2017). "Reduced switch count pulse width modulated multilevel inverter". *IET Power Electron.*, vol.10, pp.10-17.
- [16]. S. P. Gautam, S. Gupta and L. K. Sahu (2016). "Reduction in number of devices for symmetrical and asymmetrical multilevel inverters". *IET Power Electron.*, vol. 9, pp. 698-709.
- [17]. www.mathworks.com.