

Scaling Theory Model for Ferroelectric Surrounding Gate TFET Using Negative Capacitance

Dr.R.Manjith¹, J.Agnes Sorna Niruba²

¹Associate Professor, Department of Electronics and communication Engineering, Dr. Sivanthi Aditanar College of Engineering, Tamil Nadu, India

²ME VLSI Student, Department of Electronics and communication Engineering, Dr. Sivanthi Aditanar College of Engineering, Tamil Nadu, India

ABSTRACT

In this paper, an analytical model for modified Ferroelectric Surrounding Gate Tunnel FET with gate stack engineering and different gate metals has been developed. Furthermore, taking advantage of Gate stack engineering's scaling advantages and dual material engineering's high degree performance, the two have been combined in a novel structure known as Surrounding Gate (SG) Tunnel FET with stacked oxide SiO₂/high-k and dual material (DM). By solving 2D Poisson's equation with matching device boundary conditions, the two-dimensional (2D) potential at the surface and electric field mathematical models for the DMSG TFET are constructed. A mathematical expression for the band-to-band (BTB) Tunnelling generation rate is obtained using Kane's formula, and then used to compute the drain current. The impact on the proposed device performance due to the variation of different device parameters has also been studied. The mathematical results have been verified using the simulated results obtained from ANSYS, a 3-D device simulator. In addition, the modelled TFET is implemented by using inverter circuit.

Keywords: Tunnel field effect transistor (TFET), Stacked Gate, Analytical Modelling, Poisson equation, Surface potential, Electric field.

I. INTRODUCTION

The evolution of tunnel field effect transistors (TEFTs) which is commonly known as TFET or surface tunnel transistors (STTs) is the consequences of such innovative research. MOSFET as a switching device was being employed extensively until and unless TFET came into existence. TFET works on band-to-band Tunnelling mechanism and not only has it provided sub-threshold slope less than 60 mV/decade,

but also shows promising result for low power application. Previous work on analytical Modeling of TFET using double gate TFET in indicated or evinced improved result for ON current while OFF current remains in fempto or pico ampere range. Double gate TFET is dependent on drain potential and these new findings is investigated earlier. High gate dielectric and thin film structure boost ON current and the significance of using both in DG TFET is shown in previous work. An Ultra-thin silicon body over

insulator tunneling field effect transistor structure. Now here in order to boost this ON current to a greater extent surrounding gate TFET using cylindrical structure is prepared and assumed ON current to be improvable.

Few developments are proposed to hold up the scaling law proposed with the aid of Gordon Moore as Tunnel FET (TFET) is one of the most trusted devices to substitute a MOSFET for nano-scale regime. Moreover, the unique properties of Tunnel FET such as low leakage current (I_{OFF}), sub-60 mV/decade sub-threshold swing (SS), high-quality immunity towards short channel effects and its compatibility with the CMOS process make it an appropriate substitute for ultra low power applications. However, the ON-current (I_{ON}) in TFET is restricted due to the band to band tunneling (BTBT) phenomenon, making it unsuited to meet the increased demand for high speed with low power consumption applications. Many thoughts have been proposed to improve the I_{ON} current of TFET. This includes a variety of TFET device structures with more than one gate SS such as double, triple, all round gates, junction less TFETs etc. are being proposed and investigated. However, for correct evaluation and investigation of structural and electrical characteristics of TFET, an analytical model study is extremely essential.

In this work, the scaling advantages of gate dielectric engineering and dual material surrounding gate (SG)-TFET are incorporated into a novel structure called dual Material Surrounding Gate (DMSG) Tunnel FET with stacked high-k/SiO₂ oxide layer has been proposed to improve the ON current ratio. High-k dielectrics oxides are used for decreasing gate oxide leakage current and SiO₂ interfacial layer is used between high-k dielectric and silicon channel to reduce the phonon scattering and improve carrier mobility. Hence, analytical potential, electric field model are derived in this paper. The parabolic approximation technique is used to work out the 2D

Poisson's equation with suitable boundary conditions. Then on the basis of the Kane's model and electric field expression, the drain current of proposed device is obtained. Finally the performance of the device structure has been compared with Surrounding gate TFET in terms of I_{ON} current.

II. FERRO ELECTRIC TUNNEL FET

Cylindrical gate tunnels-FET (CG-TFET) are extremely promising devices in the area of high-speed integrated circuits for optical communication systems and in analog microwave circuits for mobile communication systems and play an important role in defense applications. Ferroelectric cylindrical gate tunnels, in particular, are emerging as excellent candidates for potential use at microwave frequencies due to the material properties of Ferroelectric such as the high maximum electron velocity, saturation speed and thermal stability. It has been shown that the proposed model correctly predicts the potential distribution and electric field along the channel.




Figure.2.1 Cross Sectional view of Ferro electric TFET

The introduction of ferroelectric material into the device improves the performance of the device by showing a progressive increase in surface potential at the metal interface. In addition, the analytical

modeling of the threshold voltage, electric field and drain current is performed for the Ferroelectric cylindrical gate tunnel of FET by using the Negative capacitance. In the proposed model, the effect of important parameters such as the thickness of the barrier layer and its doping on the threshold voltage was also included. The model also extends to find an expression for the electric field and discharge the current in the submicron regime.

III. NEGATIVE CAPACITANCE CG-TFET

The effects of short channel (SCE) in small geometry transistors have received considerable attention in recent years due to the drive towards smaller devices for faster and denser integrated circuits. The solution of Poisson's 2-D equation for NC CG-TFET was obtained using several approaches. However, the continuous scaling of the devices is leading the NCCG-TFET to the regime of short channels (for lower supply voltage and high speed operations) and lower width (for lower power consumption and higher density) NC CG-TFET. These devices, called NC CG-TFET with reduced geometry. However, since the size of the device is reduced to less than one micron, it becomes more difficult to develop a numerical model for it.

By reducing the size of the device, two-dimensional and three-dimensional electrostatic effects tend to degrade the device's performance in terms of threshold voltage, a key parameter in the design of NC CG-TFET circuits. Although the modeling of the SCE device is quite mature, the modeling of NC CG-TFET with reduced geometry has not been done so far, although the effects of reduced width become predominant when the width of the device is reduced. This is because the three-dimensional nature of the problem makes the analysis very difficult and slow. Therefore, a precise 2D analytical model is required to predict the current ON/OFF ratio of reduced Ferroelectric Negative capacitance CG-TFET

geometry that simultaneously incorporates both SCE and reduced width effects. In this paper, a simple and accurate threshold voltage is introduced, as well as an analytical model of the drainage current for geometric NC CG-TFETs, using the standard variable separation method to solve the Poisson 2-D equation. This also provides the 2D potential and the electric field analysis and drain current analysis of the proposed model.

IV. DEVICE STRUCTURE

Negative Capacitance Cylindrical tunnel FETs (NC CGTFET) are extremely promising devices in the area of high-speed integrated circuits for optical communication systems and in analog microwave circuits for mobile communication systems. Negative Capacitance CGTFETs, in particular, are emerging as excellent candidates for potential use in microwave frequencies due to the properties of the ferroelectric material, such as the high maximum electron velocity, saturation velocity and thermal stability. It is a trend in composite semiconductor technology to continually develop faster, smaller and high power consumption devices for the same level of integration. Improving device integration technology requires a rapid resizing of device dimensions.

The proposed system employs both the gate dielectric engineering as well as dual material gate engineering techniques. The cross-sectional view of the proposed device is shown in Fig 2.1, which consists of two gate materials of different work functions with gate stack. The source and drain regions are very highly doped p+ and n+ respectively. The center channel region is intrinsic material which is made up of a lightly doped n-type material. In this structure, the gate electrode is made of two materials M1 and M2 of different work functions. These two different materials are deposited over respective gate lengths L1 and L2.




Figure.4.1 Schematic cross section of the surrounding gate n-channel tunnel FET

V. MODEL FORMULATION

Modeling of Surface potential

The surface potential $\phi(r,z)$ is solved by the 2-D Poisson equation in the cylindrical coordinate system

$$\frac{1}{r} \frac{\partial}{\partial r} \left(r \frac{\partial \phi(r,z)}{\partial r} \right) + \frac{\partial^2 \phi(r,z)}{\partial z^2} = \frac{qN_c}{\epsilon_{si}}$$

$\phi(r,z)$ is 2-D surface potential; r is radial direction, z is distance along the channel, ϵ_{si} is permittivity of silicon.

n_i -intrinsic carrier concentration-quasi potential, V_t -thermal voltage.

The Channel Surface potential is given by

$$\phi_s(r,z) = \phi_s(r=R,z)$$

The Surface Potential at the source end is given by

$$\phi(r,z=0) = \frac{\phi_s(z)}{z} = 0 = V_{bi}$$

The Surface potential at the drain end is given by

$$\phi(r,z=L) = \phi_s(z)/z = L = V_{bi} + V_{ds}$$

First boundary conditions

$$\begin{aligned} c_{11}(z) &= 0 \\ c_{12}(z) &= 0 \end{aligned}$$

$$\begin{aligned} c_{21}(z) &= \frac{\epsilon_{ox} V_{GS1} - \phi_{s1}(z)}{\epsilon_{si} 2Rt_{ox}} \\ c_{22}(z) &= \frac{\epsilon_{ox} V_{GS2} - \phi_{s2}(z)}{\epsilon_{si} 2Rt_{ox}} \end{aligned}$$

The charge-voltage characteristic of the ferroelectric material is expressed by using the LK equation.

$$G_f = u_0 K + v_0 K^3 + w_0 K^5$$

Here K is the charge per unit area of the ferroelectric layer, G_f voltage across the ferroelectric layer, u_0, v_0, w_0 co-efficient of ferroelectric material.

Modeling of Electric Field and Subthreshold Swing

The electric field along the channel E can be written as,

$$E = \frac{d}{dr} \phi(r,z)/r = 0 = 0$$

Electric field at the silicon and stacked oxide interface is given by

$$\begin{aligned} \frac{d\phi(r,z)}{dr} / r = R &= \frac{\epsilon_{ox}}{\epsilon_{si} R} \left(\frac{(\phi_G - \phi_s(z))}{\ln \left(1 + \frac{t_{ox}}{R} \right)} \right) \\ t_{ox} &= t_{ox} + \frac{\epsilon_{ox} t_{hk}}{\epsilon_{hk}} \end{aligned}$$

Simple scaling equations can be obtained as

$$\begin{aligned} \frac{d^2 \phi_{def}(z)}{dz^2} + \frac{V_{GS} - V_{bi} - \phi_{def}(z)}{\frac{1+B-Cd_{eff}^2}{4C}} &= \frac{qN_c}{\epsilon_{si}} \frac{1+A}{1-B+Cd_{eff}^2} \\ \lambda_4 &= \sqrt{\frac{\epsilon_{si} t_{ox}}{2\epsilon_{ox}} \left(1 + \frac{\epsilon_{ox}}{2R} - \frac{\epsilon_{si}}{t_{si} t_{ox}} d_{eff}^2 \right)} \end{aligned}$$

In this λ_4 is the Sub-threshold swing and scaling factor for High k/SiO_2 stacked Dual material surrounding gate TFET's including effective conducting path effect.

Modeling of Drain Current

This section developed the mathematical expression for the drain current (I_d) of the Ferroelectric CG TFET being studied. First, we will find the minimum tunnel length, an important parameter to develop the drain current model. The length of the tunnel is the length between two equi-energetic points: one in the valance band and the other in the conduction band of the tunnel junction, where the BTBT takes place.

$$\begin{aligned} I_{DS} &= q S_{TL} W_{ch} X A_e^{-2.5} \exp \left(- \frac{Y}{E} \right) \\ S_{TL} &= \frac{t_0}{\lambda} \ln \frac{[(V_s - \phi_0(t_0) / \cos \lambda)] + \sqrt{[(V_s - \phi_0(t_0) / \cos \lambda)]^2 - 4ab}}{2a} \end{aligned}$$

Where W_{ch} is the channel width of the proposed device. A and Y are the tunneling parameters, $A = 4 \times 10^{14} \text{ cm}^{-12}$ and $Y = 1.9 \times 10^7 \text{ V/cm}$

and E is the average electric field. STL is the shortest tunneling length.

Using the Kane's model for the BTBT generation rate of carriers, the current of the proposed device is calculated analytically.

CIRCUIT IMPLEMENTATION

NC FERRO ELECTRIC TFET INVERTER

A TFET inverter or NOT gate inverts the input and is similar to CMOS-based inverters. It consists of a p-type device as the pull-up network and an N-type device as the pull-down network. For an inverter, when the input V_{IN} is 0V, the PTFET is switched-on, the NTFET is switched-off and the output V_{OUT} is driven to V_{DD} through the PTFET, thus inverting a logic 0 to a logic 1. When the input V_{IN} is 0.6V, the PTFET is switched-off, the NTFET is switched-on and the output is discharged to the value at Gnd (0).

Schematic Diagram




Figure 5.2 Schematic Diagram

Fig 5.2 shows the schematic diagram of NC Ferro Electric TFET inverter. The supply voltage (V_{dd}) is set to 1V and V_{ss} is connected to ground.

The Transient response is shown




Figure 5.3 TFET inverter Transient Response




Figure 5.1 Circuit Diagram of NC Ferro Electric TFET

The circuits were designed in ANSYS (HFSS) designer tool., design parameters were set in the ISE, and the simulation was performed using Xilinx Simulator tool. It is to be noted that there is no body terminal for TFET devices. Therefore, factors such as body effect or variable threshold voltage are not considered.

Power Analysis




Figure 5.4 Power of NC Ferro electric TFET

The power analysis for NC Ferro electric TFET is 50 Micro Watt as shown in figure.

VI. SIMULATION RESULTS AND DISCUSSION

Table 6.1 Device parameters for simulation

| PARAMETERS | VALUE |
|-------------------------------|------------|
| Silicon film radius (tsi) | 6nm |
| Oxide thickness(tox) | 1nm |
| Ferroelectric thickness(tf) | 2nm |
| Channel length(L) | 60nm |
| Source/drain extension length | 20nm |
| Source doping | 1020/cm3 |
| Channel doping | 1016/cm3 |
| Drain doping | 5*1018/cm3 |

Surface Potential Analysis

The accuracy of the proposed model is validated by comparison. The results with the ANSYS simulation data. Study the electrical behavior of NC CG TFET, models like Recombination, Concentration and Lombardi dependent on the electric field, narrowing of the band non-local model and BTBT were used in the ANSYS simulation tool. the surface potential of the new device along the channel improved surface potential is observed due to the polarization effect while polarization as the gate voltage is apply the movement of charges along the channel increases and the proposed NC CG TFET is give a better performance compared with the conventional CG TFET are shown in Figure 6 .1.




Figure.6.1 Comparison surface potential for proposed NC GC TFET and conventional model CG TFET

Electric field analysis

Figure 6.2 shows the electric field analysis X-axis is referred distance along the channel and in Y-axis referred lateral electric field .It can be found that NC CG TFET yields 26.5% improvement in the lateral electric field at the tunnel junction as compared with the conventional DGTFET. The tunneling energy barrier width is reduced by the high electric field as well as the on current can be obtained.




Figure.6.2 Lateral electric field for the Proposed and conventional CG TFET

Drain Current Analysis

Fig.6.3 shows the comparison between Drain current as a function of the Gate voltage VGS for Proposed and conventional TFETs. indicates that NC CG TFET provides higher IDS as compared to CG TFET devices, owing to its higher carrier transport efficiency attributed by the increase in the average Electric Field produced by the gate-material engineering. The peak in the electric field profile leads to a rapid acceleration to the carriers at the interface of metals, resulting in enhanced carrier transport efficiency to supply more and more carriers to reach the drain terminal. However, it is worth mentioning that an increase in the drain current causes an increase in the sub-threshold leakage current and a decrease in the sub-threshold swing, which needs to be minimized for ultra low power device applications at Vgs = Vds = 1 V.




Figure.6.3 Drain current performance for proposed and conventional TFET

Threshold voltage analysis

Fig 6.4 show that the threshold voltage (V_{Th}) variation as a function of channel radius for NC CG TFET and CG TFET. it is evident that NC CG TFET provides higher efficacy to V_{Th} roll-off as compared to CG TFET for increase in channel radius with a fixed channel length. Fig 6.4 reveals that as the Si channel thickness increases for both NC CG TFET and CG TFET devices, the gate loses its control over the channel carriers while the drain gains more control on the same leading to decrease in the threshold voltage. Therefore, in order to achieve a small reduction of threshold voltage with gate length downscaling, the Si channel thickness needs to be optimized to a small value.




Figure.6.4 Threshold voltage analysis

Sub threshold swing




Figure.6.5 Subthreshold swing versus channel thickness at fixed $V_{GS}=V_{DS}=1$

Fig 6.5 shows variation of sub-threshold swing (SS) with channel thickness for NC CG TFET. From the figure, it is observed that SS increases with channel thickness and decreases Si channel of NC CG TFET structures. It is basically due to drain current increases. It gives lowering the Tunneling volume with channel thickness.

VII. CONCLUSION

This work presents the analytical surface modeling for Negative capacitance cylindrical gate TFET, including the effect of mobile charge carriers in this effect is used to analyze the device performances, such as surface potential, electric field, threshold voltage and subthreshold swing. The On state current of Negative capacitance cylindrical gate TFET increases and ferroelectric layer increases due to the reduced shortest tunneling length. The surface potential model is used to model the minimum tunnel length. Finally, the ID is improved. NC CG TFET is developed. The surface potential, electric field and drain current are studied. The results of the model are validated by comparing with ANSYS simulation data. Then the circuit is implemented with NC Ferro Electric TFET. By using Xilinx Software Power has been analysed.

VIII. REFERENCES

- [1]. Danial Keighobad , Saeed Mohammadi , and Morteza Fathipour'An Analytical Drain Current Model for the Cylindrical Channel Gate-All-Around Heterojunction Tunnel FETs'IEEE TRANSACTIONS ON ELECTRON DEVICES ,VOL.9,NO,3 2019.
- [2]. A Maria Jossy,SwatiSajee Kumar, Ananya Chakraborty, Namrata'Design Optimization Of Triple Material Gate Stacked Oxide TFET' International Journal of Recent Technology and Engineering (IJRTE) ISSN: 2277-3878, Volume-7 Issue-6, March 2019.
- [3]. P K Singh,K Baral, S kumar' Analytical drain current model of stacked oxide SiO₂/HfO₂ cylindrical gate tunnel FETs with oxide interface charge' International journal of IJP 12648-019-01535-2 APRIL 2019.
- [4]. Ming-Yen Kao ,Yu-HungLiao, Sayeef Salahudin ,Chenming Hu 'Proposal for Capacitance Matching in Negative Capacitance Field-Effect Transistors' IEEE electron device letters, vol. 40, no.3, March 2019
- [5]. Sonam Rewari ,Vandana Nath, Subhasis Haldar'Gate-Induced Drain Leakage Reduction in Cylindrical Dual-Metal Hetero-Dielectric Gate All Around MOSFET'IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 65, NO. 1, JANUARY 2018 .
- [6]. S. S. Deswal, and R. S. Gupta' Analytical Modeling of a Triple Material Double Gate TFET with Hetero-Dielectric Gate Stack',IEEE TRANSACTION ON ELECTRON DEVICES, VOL.12,NO.8 MARCH 2018.
- [7]. Sanjay Kumar, P. K. Singh, Sweta Chander, Ashvini 'Dual-Material Ferroelectric Stacked Gate SiO₂/PZT SOI Tunnel FETs with Improved Performance: Design and Analysis'5th International Conference on Signal Processing and Integrated Networks (SPIN) 2018.
- [8]. Huifang Et al 'Two dimensional analytical model for a negative capacitance double gate TFET with ferroelectric gate dielectric',IEEE Transaction on electron devices 2018.
- [9]. Prianka Sengupta ,Ruyan Guo, Amar Bhalla 'Modeling and Simulation of Novel Ferroelectric Gate Stack in MOSFET for Enhanced Device Performance' IEEE 13th Nanotechnology Materials and Devices Conference (NMDC), 2018.
- [10]. Junbeom Seo, Jaehyun Lee and Mincheol Shin'Analysis of Drain Induced Barrier Rising in Short ChannelNegative Capacitance FETs and Its Applications' IEEE Transaction on electron devices, vol. 64, no. 4, 2017.