Study of MOSFET and Bipolar Junction Transistor with Floating Admittance Matrix

Authors

  • Jitendra Singh   Department of Physics, Sri. Lal Bahadur Shastri Degree College Gonda, Uttar Pradesh, India

Keywords:

MOSFET, Bipolar Junction Transistor, Floating Admittance Matrix, Input and Output

Abstract

This paper has been devoted to the study of MOSFET and Bipolar Junction Transistor (BJT) with Floating Admittance Matrix (FAM). In this paper we have studied development of Floating Admittance Matrix (FAM) for MOSFET and Bipolar Junction Transistor (BJT). We have represented as four terminals or two port network if any one of the terminals of these devices is made common to both input and output sides in any of its configuration. The mathematical modeling through FAM approaches MOSFET and BJT. Also we have derived the equations for the input resistance, output resistance, current gain, voltage gain of any circuit which shows that one can analyze and design the circuits using first and second order cofactors of the floating admittance matrix (FAM) of the concerned circuit. The entire properties of that circuit can be obtained in the form of cofactors of the floating admittance matrix (FAM).

References

  1. B.P. Singh, Meena Singh, Sanjay Kumar Roy, and S.N. Shukla “Mathematical Modeling of Electronic Devices and its integration,” Proceedings of National Seminar on Recent Advances on Information Technology, Indian School of Mines Dhanbad University, Published by Allied Publishers Pvt. Ltd. pp.494-502, Feb. 6-7, 2009.
  2. B. P. Singh, Meena Singh & Sanjay Kumar Roy Mathematical Modeling of Electronic Devices and Circuits” International Journal of Computer Sciences, Software Engineering and Electrical Communication Engineering, Published by Global Research Publications New Delhi (India) Vol. 3 No. 1 pp 19-26, Jan-June 2012, ISSN: 2229-3175.
  3. Meena Singh, Sachidanand Shukla & B.P Singh On Demand Realization of Input and Output Resistances of MOSFET Amplifier” International Journal of Computer Sciences, Software Engineering and Electrical Communication Engineering , Published by Global Research Publications New Delhi (India) Vol. 3. pp 27-32, Jan-June 2012, ISSN: 2229-3175.
  4. Meena Singh, B.P Singh Lecture notes in Electrical engineering book series (LNEE Volume 476) Published by Springer, cite as “Floating Admittance Matrix Approach to model development of active devices and circuits” pp 267-280, July 2018.
  5. Pragati Kumar, Raj Senani Improved grounded-capacitor SRCO using only a single positive four terminal floating null or (PFTFN), Analog Integrated Circuits and Signal Processing, v.50 n.2, p.147- 149, February 2007.
  6. Wai-Kai Chen On second-order cofactors and null return difference in feedback amplifier theory, International J. of Circuit Theory and Applications, Vo. 6, issue 3, pp. 305-312, 2006.
  7. E. J. Angelo, Jr. Electronics: BJT, FETs, and Microcircuits, New York: McGraw-Hill, 1969.
  8. Schilling D., C. Belove Electronic Circuit-Discrete and Integrated, McGraw-Hill, 1979.
  9. Phillips, A.B. Transistor Engineering, McGraw-Hill Book company, New York, 1962.

Downloads

Published

2019-04-30

Issue

Section

Research Articles

How to Cite

[1]
Jitendra Singh , " Study of MOSFET and Bipolar Junction Transistor with Floating Admittance Matrix , International Journal of Scientific Research in Science and Technology(IJSRST), Online ISSN : 2395-602X, Print ISSN : 2395-6011, Volume 6, Issue 2, pp.902-911, March-April-2019.