Design of High-Performance Flash ADC Using Domino Logic
Keywords:
Flash ADC, Domino Logic, Mux Based Encoder.Abstract
In this paper, Flash Analog to digital converter is implemented. The designed Flash ADC consists of a resistive ladder network, comparators, the thermometer to a binary encoder and the entire design is carried out using Tanner tools employing 180nm technology. The reference voltage applied to the resistive ladder network is 1.8V. A two-stage operational amplifier is used as a comparator in the flash ADC. Binary code is obtained from the thermometer code by utilizing a priority encoder. The major problem that usually appears in flash ADC is as the number of resolution bits increases, the Area, as well as the power consumption of the circuit, also increases. In this paper, we principally concentrated to lessen the propagation delay of the ADC by optimizing encoder circuitry. With the purpose of reducing latency, Encoder is implemented using 2:1 mux based on domino logic. Performance parameters of Flash ADC such as delay as well as average power are calculated and compared.
References
- Glyny George, A. V. Jos Prakash, Design of ultra-low voltage high speed flash ADC in 45nm CMOS Technology, IEEE Conference on recent trends in electronics, Information &communication technology, 2018.
- S. Veeramachanen, A. M. Kumar, V. Tummala and M. B. Srinivas, Design of a Low Power, Variable-Resolution Flash ADC, 2009 22nd International Conference on VLSI Design, New Delhi, 2009
- Al-Ahsan Talukder, Md. ShamimSarker, A three-bit threshold inverter quantization based CMOS flash ADC , 2017 4th International Conference on Advances in Electrical Engineering, 2017.
- Sonu Kumar, Anjali Sharma, Design of CMOS operational amplifier in 180nm technology , International journal of innovative research in computer and communication engineering Vol.5, issue 4, April 2017.
- MirzaNemath Ali Baig, RakeshRanjan, Design and implementation of 3-bit High-speed flash ADC for wireless LAN Applications, IJARCCE, Vol 6, 2017.
- SarojiniMandal, Dr. J.K Das, Design of 3-bit low power flash ADC, IJARCET, Volume 3 issue 4, April 2014.
- Jayesh J. Vyas, Simulation of 3 bit Flash ADC in 0.18um technology using Ngspice Tool for High-speed applications, IJSRD, volume 1, Issue 2, 2013.
- Piyush. V. Kanodiya, Amisha. P. Naik, Analysis and design of flash Analog to digital converter for ultra-wideband applications, IEEE 2011.
- Pradeep Kumar, AmitKolhe, Design & Implementation of Low Power 3-bit Flash ADC in 0.18μm CMOS, International Journal of Soft Computing and Engineering (IJSCE), ISSN: 2231-2307, Volume-1, Issue-5, November 2015.
- Ashima Gupta, anil Singh, Highly digital voltage scalable 4-bit flash ADC, IET circuits, devices &systems, 2019.
Downloads
Published
Issue
Section
License
Copyright (c) IJSRST
This work is licensed under a Creative Commons Attribution 4.0 International License.