An Area Efficient Full Adder Design Using Modified Mux In QCA

Authors

  • Sagili Navaneeshwar Reddy  PG Scholar, Department of ECE, VEMU Institute of Technology, P. Kothakota, Andhra Pradesh, India.
  • R. Rani  Assistant professor, Department of ECE, VEMU Institute of Technology, P. Kothakota, Andhra Pradesh, India

Keywords:

QCA Technology, Full Adder, QCA Clocking

Abstract

QCA technology is considered to be a possible alternative for circuit implementation in terms of energy efficiency, integration density and switching frequency which can replace CMOS implementations as nm technology decreases. Multiplexer (MUX) can be considered to be a suitable candidate for designing QCA circuits. The proposed MUXes outperform the best existing design in terms of power consumption with approximate reductions. Moreover, similar or better performance factors such as area and latency are achieved compared to the available designs. These MUX structures can be used as fundamental energy-efficient building blocks for replacing the majority-based structures in QCA. In this project, the MUX design is modified and proposed in QCA. QCA technology is considered to be a possible alternative for circuit implementation in terms of energy efficiency, integration density and switching frequency which can replace CMOS implementations as nm technology decreases. Multiplexer (MUX) can be considered to be a suitable candidate for designing QCA circuits. The proposed full adder outperforms the best existing design in terms of area with approximate reductions. Moreover, similar or better performance factors such as power and latency are achieved compared to the available designs. The scalability property of the proposed design is excellent and can be used for energy-efficient complex QCA circuit designs. These implemented designed are simulated and waveforms are observed using QCA designer tool.

References

  1. Lent CS, Taugaw PD, Porod W, et al . Quantum cellular automata. Nanotechnology (IOPScience), 1993, 4 (1): 49-57. https://doi.org/10.1088/0957-4484/4/1/004
  2. Lent CS and Tougaw PD. A device architecture for com- puting with quantum dots. Proceedings of the IEEE, 1997, 85 (4): 541-557. https://doi.org/10.1109/5.573740
  3. Orlov AO, Amlani I, Bernstein GH, et al . Realization of a functional cell for quantum-dot cellular automata. Science, 1997, 277 (5328): 928-930. https://doi.org/10.1126/science.277.5328.928
  4. Amlani I, Orlov AO, Kummamuru RK, et al . Experimental demonstration of a leadless quantum-dot cellular automata cell. Applied Physics Letters, 2000, 77 (5): 738-740. https://doi.org/10.1063/1.127103
  5. Zhang R, Walus K, Wang W, et al . A method of majority logic reduction for quantum cellular automata. IEEE Trans actions on Nanotechnology, 2004, 3 (4): 443-450. https://doi.org/10.1109/TNANO.2004.834177
  6. Navi K, Sayedsalehi S, Farazkish R, et al . Five-input majority gate, a new device for quantum-dot cellular automata. Journal of Computational & Theoretical Nanoscience, 2010, 7 (8): 1-8. https://doi.org/10.1166/jctn.2010.1517
  7. Tougaw PD and Lent CS. Logical devices implemented using quantum cellular automata. Journal of Applied Physics, 1994, 75 (3): 1818-1825. https://doi.org/10.1063/1.356375
  8. Mohammadi M, Mohammadi M and Gorgin S. An efficient design of full adder in quantum-dot cellular automata (qca) technology. Microelectronics Journal, 2016, 50 (16): 35-43. https://doi.org/10.1016/j.mejo.2016.02.004.
  9. Azghadi MR, Kavehei O and Navi K. A novel design for quantum-dot cellular automata cells and full adders. Journal of Applied Sciences, 2007, 7 (22): 3460-3468. https://doi.org/10.3923/jas.2007.3460.3468
  10. Labrado C and Thapliyal H. Design of adder and subtractor circuits in majority logic-based field-coupled qca nanocom puting. Electronics Letters, 2016, 52 (6): 464-466. https://doi.org/10.1049/el.2015.3834
  11. Hashemi S, Tehrani MA and Navi K. An efficient quantum dot cellular automata full-adder. Scientific Research & Es says, 2012,7 (2): 177-189.
  12. Navi K, Farazkish R, Sayedsalehi S, et al . A new quantum dot cellular automata full-adder. Microelectronics Journal, 2010, 41 (12): 820-826. https://doi.org/10.1016/j.mejo.2010.07.003
  13. Cho H and Swartzlander EE. Adder and Multiplier Design in Quantum-Dot Cellular Automata. IEEE Transactions on Computers, 2009,58 (6): 721-727. https://doi.org/10.1109/TC.2009.21 Advances in Computers and Electronics c © 2020 by SyncSci Publishing . All rights reserved.
  14. Oya, T.; Asai, T.; Fukui, T.; Amemiya, Y. A majority-logic nanodevice using a balanced pair of single-electron boxes. J. Nanosci. Nanotechnol. 2002, 2, 333–342
  15. Fahmy, H.A.H.; Kiehl, R.A. Complete logic family using tunneling-phase-logic devices. In Proceedings of the Eleventh International Conference on Microelectronics, ICM ’99, Safat, Kuwait, 22–24 November 1999; pp. 153–156
  16. Zahoor, F.; Hussin, F.A.; Khanday, F.A.; Ahmad, M.R.; MohdNawi, I.; Ooi, C.Y.; Rokhani, F.Z. Carbon nanotube field effect transistor (cntfet) and resistive random access memory (rram) based ternary combinational logic circuits. Electronics 2021, 10, 79
  17. Tabrizchi, S.; Panahi, A.; Sharifi, F.; Mahmoodi, H.; Badawy, A.H.A. Energy-Efficient Ternary Multipliers Using CNT Transistors. Electronics 2020, 9, 643

International Journal of Scientific Research in Science and Technology

Downloads

Published

2023-04-30

Issue

Volume 10, Issue 2, March-April-2023

Section

Research Articles

License

Copyright (c) IJSRST

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

[1]
Sagili Navaneeshwar Reddy, R. Rani "An Area Efficient Full Adder Design Using Modified Mux In QCA" International Journal of Scientific Research in Science and Technology(IJSRST), Online ISSN : 2395-602X, Print ISSN : 2395-6011,Volume 10, Issue 2, pp.454-461, March-April-2023.