Design of High Performance and Power Efficient Flash ADC
Keywords:
Domino Logic, Flash ADC, Pseudo Logic, Operational AmplifierAbstract
In this paper, Flash Analog to digital converter is implemented. The designed Flash ADC consists of a resistive ladder network, comparators, the thermometer to a binary encoder and the entire design is carried out using Tanner tools employing 180nm technology. The reference voltage applied to the resistive ladder network is 1.8V. A two-stage operational amplifier is used as a comparator in the flash ADC. Here, we are modifying the structure of operational Amplifier using Power Gating Technique. Binary code is obtained from the thermometer code by utilizing a Mux based encoder by designing the MUX in domino Logic. The major problem that usually appears in flash ADC is as the number of resolution bits increases, the Area, as well as the power consumption of the circuit, also increases. In this paper, we principally concentrated to lessen the propagation delay of the ADC by optimizing encoder circuitry. With the purpose of reducing latency, Encoder is implemented using 2:1 mux based on Pseudo NMOS Logic. Performance parameters of Flash ADC such as delay as well as average power are calculated and compared.
References
- Kriti Thakur, Sandeep Kaur Kingra “ Design and Implementation of Hybrid 4-bit Flash ADC” in Intl. Conference on Advances in Computing, Communications and Informatics (ICACCI), Sept. 21-24, 2016, Jaipur, India.
- Liyaqat Nazir, Burhan Khurshid, Roohie Naaz Mir “A 7GS/s, 1.2 V. Pseudo logic Encoder based Flash ADC Using TIQ Technique” in IEEE INDICON 2015 .
- Parag P. Kute, Pravin Dakhole, Prachi Palsodkar, Member, IEEE “Cross Coupled Digital NAND Gate Comparator Based Flash ADC” in This full-text paper was peer-reviewed and accepted to be presented at the IEEE ICCSP 2015 conference.
- Panchal S. D., Dr. S. S. Gajre, Prof. V. P. Ghanwat, “ Design and implementation of 4-bit flash ADC using folding technique in cadence tool”, International Journal of Advanced Research in Computer and Communication Engineering , ISSN : 2278 – 1021,Vol. 1, Issue 4, June 2012.
- Bala Dastagiri N, Abdul Rahim B, Nagendra B “Domino Logic Based High Speed Dynamic Comparator” IEEE Sponsored 2nd International Conference on Innovations in Information Embedded and Communication Systems ICIIECS’15.
- Rahul D. Marotkar, Dr. M. S. Nagmode “Design of Low Power Encoder through Domino Logic for 4 Bit Flash Analog to Digital Converter in 90nm Technology using Cadence Tool” International Journal of Science and Research (IJSR) Volume 4 Issue 5, May 2015.
- Mr. K. N. Hosur, Mr. Dariyappa, Mr. Shivanand, Mr. Vijay, Mr. Nagesha, Dr. Girish V. Attimarad, Dr. Harish. M. Kittur “Design of 4 Bit Flash ADC using TMCC & NOR ROM Encoder in 90nm CMOS Technology” in IEEE 2015.
- Marcel Siadjine Njinowa, Hung Tien Bui, François-Raymond Boyer “Design of Low Power 4-Bit Flash ADC Based on Standard Cells” in IEEE 2013.
Downloads
Published
Issue
Section
License
Copyright (c) IJSRST
This work is licensed under a Creative Commons Attribution 4.0 International License.