Design of an Efficient Low Power and High Performance Ternary Content Addressable Memory (TCAM) using 45nm
Keywords:
CMOS, CAMAbstract
In today's computing systems, memory has become a crucial resource. In the overall architecture of different computing systems, memory speed continues to be a bottleneck. To reduce memory access times, parallel search operations using CAM architecture are frequently used. To retrieve actual data from memory, the Ternary Content Addressable Memory (TCAM) subsystem contains a search operation via content addressing in the planned look-up table. Although the TCAM design's performance has improved noticeably over the years, there is still room for power exploitation.An innovative, performance-safe, and energy-efficient, binary and ternary CAM memory cells are proposed and put into practice. In this case, we're using the lector approach, one of the low-power design methods, to create both the and gate and the inverter that go into the CAM cell. CMOS technology is used to support the architectures of the AND gate and inverter. Better outcomes for characteristics like power and latency are obtained when using the lector approach.Keywords - TCAM, CAM, CMOS, Precharge elimination, Memory subsystem, Memory design, Lector approach, Low power technique.
References
- Maurya, S. K. and Clark, L. T., “A dynamic longest pre¿x matching content addressable memory for IP routing,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 6, pp. 963– 972, 2011.
- Grosspietsch, K. E., “Associative processors and memories: A survey,” IEEE Micro, vol. 12, no. 3, p. 12–19, May 1992.
- Robinson, I. N., “Pattern-addressable memory,” IEEE Micro, vol. 12, no. 3, pp. 20–30, 1992.
- Pagiamtzis, K. and Sheikholeslami, A., “Content-addressable memory (CAM) circuits and architectures: a tutorial and survey,” IEEE Journal of Solid-State Circuits, vol. 41, no. 3, pp. 712–727, 2006.
- Zackriya V, M. and Kittur, H. M., “Precharge-free, low-power content addressable memory,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 8, pp. 2614–2621, 2016.
- D. Lim, J. W. Lee, B. Gassend, G. E. Suh, M. Van Dijk, and S. Devadas, “Extracting secret keys from integrated circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 10, pp. 1200– 1205, 2005.
- D. Genkin, L. Pachmanov, I. Pipman, E. Tromer, and Y. Yarom, “Ecdsa key extraction from mobile devices via nonintrusive physical side channels,” in Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security. ACM, 2016, pp. 1626– 1638.
- P. Kocher, J. Jaffe, B. Jun, and P. Rohatgi, “Introduction to differential power analysis,” Journal of Cryptographic Engineering, vol. 1, no. 1, pp. 5–27, 2011.
- S. Mangard and A. Y. Poschmann, Constructive Side-Channel Analysis and Secure Design. Springer, 2015.
- M. Alioto, L. Giancane, G. Scotti, and A. Trifiletti, “Leakage power analysis attacks: A novel class of attacks to nanometer cryptographic circuits,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 2, pp. 355–367, 2010.
- M. Alioto, S. Bongiovanni, M. Djukanovic, G. Scotti, and A. Trifiletti, “Effectiveness of leakage power analysis attacks on dpa-resistant logic styles under process variations,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 61, no. 2, pp. 429–442, 2014.
- I. Levi, O. Keren, and A. Fish, “Data-dependent delays as a barrier against power attacks,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 8, pp. 2069–2078, 2015.
- M. Avital, I. Levi, O. Keren, and A. Fish, “Cmos based gates for blurring power information,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 63, no. 7, pp. 1033–1042, 2016.
- M. Avital, H. Dagan, I. Levi, O. Keren, and A. Fish, “Dpa-secured quasi-adiabatic logic (sqal) for low-power passive rfid tags employing s-boxes.” IEEE Trans. on Circuits and Systems, vol. 62, no. 1, pp. 149– 156, 2015.
- R. Giterman, M. Vicentowski, I. Levi, Y. Weizman,O.Keren,andA.Fish,“Leakagepowerattack-resilientsymmetrical8tsramcell,”IEEE Transactions on Very Large Scale Integration (VLSI) Systems, no. 99, pp. 1–5, 2018.
Downloads
Published
Issue
Section
License
Copyright (c) IJSRST
This work is licensed under a Creative Commons Attribution 4.0 International License.