Design of Alu Design Using 2T XOR Gate AND Decoder
Keywords:
Full Adder, Subtractor, ALU Circuits, XOR GateAbstract
There is a model for an 8-bit Arithmetic Logic Unit (ALU) that uses the Gate Diffusion Input (GDI) approach. Low power consumption and a significantly reduced transistor count are achieved by implementing the GDI approach in ALU architecture. can lower chip-area and power consumption, two of the key factors in the design of digital VLSIs. In this architecture, the entire adder and subtractor are implemented using 3T XOR. Furthermore, the design also makes use of a unique 1-to-8 de multiplexer circuit. An 8-bit ALU that can execute eight distinct operations was eventually constructed after a significant number of research articles were examined and compared with other logic families.[3][4] Within the suggested approach In the electronics sector, power dissipation and circuit area are the primary concerns. The full adder, subtractor, and ALU circuits in this study are developed using a novel 2T XOR gate. Tanner EDA with 250 nm is used to perform the simulation results. It is evident from the data that the suggested design uses fewer transistors while consuming less power.[5][6]
Downloads
References
L. Bisdounis, D. Gouvetas and O. Koufopavlou, “A comparative study of CMOS circuit design styles for low power high-speed VLSI circuits” Int. J. of Electronics, Vol.84, No.6, pp 599- 613,1998.
N. Weste and K. Eshraghian, Principles of CMOS digital design. Reading, MA: Addison-Wesley, pp. 304–307.
A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low- power CMOS digital design,” IEEE J. Solid-State Circuits, vol. 27, pp. 473–484, Apr. 1992.
A. P. Chandrakasan and R.W. Brodersen, “Minimizing power consumption in digital CMOS circuits,” Proc. IEEE, vol. 83, pp. 498–523, Apr. 1995.
Oh-Hyeong Kwon, “A Boolean Extraction Technique for MultipleLevel Logic Optimization” IEEE 2003.
R.Uma, “4-Bit Fast Adder Design: Topology and Layout with Self- Resetting Logic for Low Power VLSI Circuits”International Journal of Advanced Engineering Sciences and Technology, Vol No. 7, Issue No. 2, 197 205, 2011.
R.Uma and P. Dhabachelvan “Analysis on Impact of Behavioral Modeling in Performance of Synthesis Process The second International Conference on Advances in Computing and Information Technology, July 2012, Published in Advances in Intelligent Systems and Computing book series of Springer, Pg593-602.
R.Uma and P. Dhavachelvan, “Modified Gate Diffusion Input Technique: A New Techniqu for Enhancing Performance in Full Adder Circuits”, Procedia Technology 6 ( 2012 ) 74 – 81.
Arkadiy Morgenshtein, Alexander Fish and Israel A. Wagner, “Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits”, Ieee Transactions On Very Large Scale Integration (Vlsi) Systems, Vol. 10, No. 5, October 2002.
S. Sweta and Md. Afreen Begum, “Design of High Speed, Area Optimized and Low PowerArithmetic and Logic Unit”, Advances in Industrial Engineering and Management,Vol.6, No. 1 (2017), 26-31.
R.Uma, Vidya Vijayan, M. Mohanapriya, Sharon Paul, “Area, Delay and Power Comparison of Adder Topologies”, International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.1, February 2012
Shubham Sarkar, Sujan Sarkar, Tarunesh Pati, Indranil Monda, Asif Iqbal, Joy Sengupta, Alojyoti Mistry, “Low Power implementation of Multi-Bit Hybrid Adder using Modified GDI Technique”, 2018 International Conference on Electronics, Materials Engineering & Nano-Technology.
Downloads
Published
Issue
Section
License
Copyright (c) 2024 International Journal of Scientific Research in Science and Technology
This work is licensed under a Creative Commons Attribution 4.0 International License.
